2018
DOI: 10.1109/mm.2018.112130359
|View full text |Cite
|
Sign up to set email alerts
|

Loihi: A Neuromorphic Manycore Processor with On-Chip Learning

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

1
1,942
0
6

Year Published

2019
2019
2021
2021

Publication Types

Select...
4
3
2

Relationship

0
9

Authors

Journals

citations
Cited by 2,787 publications
(1,949 citation statements)
references
References 12 publications
1
1,942
0
6
Order By: Relevance
“…The previously described learning dilemma for RSNNs also affects the development of new, brain inspired computing hardware, which aims at a drastic reduction in the energy consumption of computing and learning. Resulting new designs of computer chips, such as Intel's Loihi (Davies et al, 2018), are usually focused on RSNN architectures. On-chip learning capability for these RSNNs in the hardware is essential.…”
Section: Introductionmentioning
confidence: 99%
“…The previously described learning dilemma for RSNNs also affects the development of new, brain inspired computing hardware, which aims at a drastic reduction in the energy consumption of computing and learning. Resulting new designs of computer chips, such as Intel's Loihi (Davies et al, 2018), are usually focused on RSNN architectures. On-chip learning capability for these RSNNs in the hardware is essential.…”
Section: Introductionmentioning
confidence: 99%
“…By combining the strengths of modern VLSI technology and mimicking the principle of the biological brain, neuromorphic machines are potentially more powerful in managing high‐dimensionality and unstructured data while operating with much lower power consumption. Currently, commercial neuromorphic systems are mostly built on complementary CMOS circuits, including TrueNorth by IBM, SpiNNaker by the University of Manchester, Neurogrid by Stanford University, Loihi by Intel, and Tianjic by Tsinghua University . Compared to conventional processors based on Von Neumann architecture, these neuromorphic chips exhibit an exceptional information processing capability at much lower power consumption levels, especially for unstructured data (Figure d).…”
Section: Current State Of Memristive Systems For Neuromorphic Computingmentioning
confidence: 99%
“…In generalized threshold models like the Spike Response Model [13], the membrane voltage is given using response kernels that accurately model the post-synaptic responses due to pre-synaptic input spikes, external driving currents and the shape of the spike -the latter term being also used to model refractoriness. However, in simpler adaptations of spiking neuron models, the spike shape is often disregarded, and the membrane potentials are written as simple linear post-synaptic integrations of input spikes and external currents [14,15]. Such a spiking neural network model is shown in Fig.…”
Section: Remapping Synaptic Interactions In a Standard Spiking Networkmentioning
confidence: 99%
“…As long as v i < 1, g i (v n ) → 0, which from (14) leads to the following response for the i-th neuron…”
Section: Growth Transform Non-spiking Neuron Modelmentioning
confidence: 99%