Low-Cost Fault Tolerant Methodology for Real Time MPSoC Based Embedded System

Abstract

We are proposing a design methodology for a fault tolerant homogeneous MPSoC having additional design objectives that include low hardware overhead and performance. We have implemented three different FT methodologies on MPSoCs and compared them against the defined constraints. The comparison of these FT methodologies is carried out by modelling their architectures in VHDL-RTL, on Spartan 3 FPGA. The results obtained through simulations helped us to identify the most relevant scheme in terms of the given design constraints.

Spiking Neural Network-based Structural Health Monitoring Hardware System

“…The proposed model is implemented using the Xilinx Artix-7 (xc7a200t ffv1156-1L) FPGA board. The FPGA performs multiple operations in parallel to provide real-time solution at a low hardware and power cost [36]. In an event of natural disasters, the power loss across an area restricts computer backed SHM system to generate and send structural health report for damage classification and analysis.…”

Predicting Networks-on-Chip traffic congestion with Spiking Neural Networks

“…The downsizing of the transistor has enabled many processing cores to be integrated on a single chip to form a scalable and parallel multi-processor System-on-Chip [1]. These devices are highly dependent on resource utilization and system reliability as they exploit parallel computation for performance gains and require scalable, high interconnect bandwidth between processor cores [2].…”

Exploring Spiking Neural Networks for Prediction of Traffic Congestion in Networks-on-Chip

“…The demand of computational intensive devices leads to the integration of more components in System-on-Chip (SoC). These many-core devices rely on shared communication paths for data transmission that can result in latency challenges [1]. Different on-chip interconnect solutions were proposed to optimize usage of shared network paths.…”