Low-Pass Filtering SC-DAC for Reduced Jitter and Slewing Requirements on CTSDMs

Abstract

In this paper, a technique is introduced that improves the performance of one-bit continuous-time sigma delta modulators (CTSDMs) using a low-pass filtering switched capacitor digital to analog converter (LPSC-DAC). This DAC effectively combines an infinite impulse response filter with a switched capacitor resistor DAC (SCR-DAC). The resulting DAC is inherently immune toward inter-symbol interference. Moreover, by filtering the feedback signal in the discrete-time domain, the jitter robustness of the modulator is greatly improved and most importantly the slewing requirements on the OpAmps in the modulator's loop filter are greatly relaxed up to a level that the OpAmps can be scaled down toward their ultimate noise limited power level. Furthermore, this LPSC-DAC does not suffer from the SCR-DAC's disadvantageous trade-off between the modulator's jitter, slewing, and anti-aliasing performance. We also show how to compensate for the extra pole of the LPSC-DAC, such that the CTSDM's loop filter, noise-and signal-transfer function remains unchanged. As a result, this technique is completely transparent to the system level designer and established system-level design techniques for sigma delta modulators remain applicable.

Psychological Stress Detection and Early Warning System Based on Wireless Network Transmission

“…e output signal amplitude of SC0073B pulse sensor is nearly 200 mV. In order to improve the AD sampling accuracy of embedded processor, this paper adopts AD623 high-precision differential amplifier to amplify and process the pulse signal [10]. e AD623 has a high input impedance, a low output impedance, and a high common mode rejection ratio and can achieve small signal amplification from 1 to 1000 times via an external gain resistor.…”

Relaxation digital‐to‐analogue converter

“…Focusing on digital‐to‐analogue converters (DACs), topologies based on weighted capacitor arrays [2] are energy efficient, but have stringent matching requirements, which limit in practice the minimum total capacitance to be employed, and can be very sensitive to parasitics. By contrast, DACs based on filtering of digital streams [3] – like pulse‐width modulation (PWM)‐based, single‐bit sigma‐delta and dyadic [4] DACs – are all‐digital and matching insensitive, but unfortunately need to operate at very high clock rates and/or require off‐chip passive filters, leading to higher power, complexity and costs.…”