Low-power and error protection coding for network-on-chip traffic

Vitkovski, A.; Jantsch, Axel; Lauter, Robert; Haukilahti, Raimo; Nilsson, Erland

doi:10.1049/iet-cdt:20050060

Cited by 7 publications

(1 citation statement)

References 1 publication

Supporting

Mentioning

Contrasting

Order By: Relevance

“…According to [26, 27], an insufficient transfer rate and inefficient input/output access are the main causes of degraded performance in a system‐level design. Since the proposed SoC is an extension of the SMO learning core, the transfer rate must be increased to merge the three blocks, that is, the SMO learning core, butterfly‐path accelerator and SVM classification block.…”

Section: Proposed Tri‐layer Bus Soc With Butterfly‐path Acceleratormentioning

confidence: 99%

Low‐power enhanced system‐on‐chip design for sequential minimal optimisation learning core with tri‐layer bus and butterfly‐path accelerator

Peng

Lin

Barma

et al. 2015

IET Computers & Digital Techniques

View full text Add to dashboard Cite

A tri-layer bus system-on-chip (SoC) and a butterfly-path accelerator are used to enhance system-level performance in a sequential minimal optimisation learning core. The tri-layer bus architecture is used to obtain an adequate transfer rate. The butterfly-path accelerator also uses symmetrical access to resolve bottlenecks during linear prediction cepstral coefficients extraction. This novel design increases speed and flexibility without substantially increasing area. For implementation in chip manufacturing, the SoC is synthesised, placed and routed using the TSMC 90 nm technology library. The die size is 2.09 mm × 2.09 mm, and the power consumption is 8.9 mW. Compared with the non-butterfly-path design, the simulation results show that the proposed architecture provides a 2.4-fold speed increase. In addition, clock down-sampling and voltage scaling reduce the power consumed by the proposed chip by a factor of 8.5. The experimental results confirm the improved speed and power that are provided by the proposed architecture and methods.

show abstract

Section: Proposed Tri‐layer Bus Soc With Butterfly‐path Acceleratormentioning

confidence: 99%