2014
DOI: 10.5573/jsts.2014.14.5.673
|View full text |Cite
|
Sign up to set email alerts
|

Low Specific On-resistance SOI LDMOS Device with P+P-top Layer in the Drift Region

Abstract: Abstract-In this paper, a novel low specific onresistance SOI LDMOS Device with P+P-top layer in the drift region is proposed and investigated using a two dimensional device simulator, MEDICI. The structure is characterized by a heavily-doped P + region which is connected to the P-top layer in the drift region. The P + region can modulates the surface electric field profile, increases the drift doping concentration and reduces the sensitivity of the breakdown voltage on the geometry parameters. Compared to the… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
1
0
1

Year Published

2016
2016
2021
2021

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 18 publications
0
1
0
1
Order By: Relevance
“…The analysis of the known constructions of the highvoltage MOS transistors considered in [1][2][3] showed that the construction of the so-called LDMOS transistor is most suitable for the existing process flow. Its characteristic design feature is the existence of an extended weakly-doped area which adjoins the drain region, which is called DRIFT-region that allows to create an impurity depletion zone on which length there is a uniform voltage drop (figure 1) at the expense of small extent of alloying.…”
Section: Structural Design Of Ldmos-transistormentioning
confidence: 99%
“…The analysis of the known constructions of the highvoltage MOS transistors considered in [1][2][3] showed that the construction of the so-called LDMOS transistor is most suitable for the existing process flow. Its characteristic design feature is the existence of an extended weakly-doped area which adjoins the drain region, which is called DRIFT-region that allows to create an impurity depletion zone on which length there is a uniform voltage drop (figure 1) at the expense of small extent of alloying.…”
Section: Structural Design Of Ldmos-transistormentioning
confidence: 99%
“…Анализ существующих конструкций высоковольтных МОП-транзисторов, рассмотренных в [1][2][3], показал, что для существующего технологического маршрута в наибольшей степени подходит конструкция так называемого LDMOS-транзистора. Его характерной конструктивной особенностью является наличие протяженной слаболегированной области, примыкающей к области стока и называемой DRIFT-областью, что позволяет за счет малой степени ее легирования создать зону обеднения примеси, на длине которой происходит равномерное падение напряжения (рис.…”
Section: проектирование конструкции Ldmos-транзистораunclassified