2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International 2012
DOI: 10.1109/3dic.2012.6262984
|View full text |Cite
|
Sign up to set email alerts
|

Low temperature through-Si via fabrication using electroless deposition

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
3
0

Year Published

2012
2012
2022
2022

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 5 publications
0
3
0
Order By: Relevance
“…Therefore, we studied the deposition of diffusion barrier films by ELP and applying it for a high aspect ratio TSV. We proposed the all-wet Cu filling process of TSV using ELP of both barrier and seed layers [5]. We used Pd nanoparticles (Pd-NPs) as a catalyst prior to ELP of barrier layer [6,7].…”
Section: Introductionmentioning
confidence: 99%
“…Therefore, we studied the deposition of diffusion barrier films by ELP and applying it for a high aspect ratio TSV. We proposed the all-wet Cu filling process of TSV using ELP of both barrier and seed layers [5]. We used Pd nanoparticles (Pd-NPs) as a catalyst prior to ELP of barrier layer [6,7].…”
Section: Introductionmentioning
confidence: 99%
“…Cu filling process of TSV (through silicon via) is one of key issues for fabrication of TSVs. We reported the allwet filling process using electroless plating of both barrier and seed layers, and succeeded in the filling of high aspect ratio TSV with Cu [1,2]. However, there was a problem of poor adhesion with an increase in the barrier layer thickness.…”
mentioning
confidence: 99%
“…For realizing a high aspect ratio Cu-filled TSV, it is essentially important to form the barrier and seed layers by electroless plating which enables highly conformal deposition profile at low temperature. We reported the all-wet Cu filling process using electroless plating of both barrier and seed layers [2,3].…”
mentioning
confidence: 99%