2017
DOI: 10.1117/12.2257658
|View full text |Cite
|
Sign up to set email alerts
|

Low track height standard cell design in iN7 using scaling boosters

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
3
0
1

Year Published

2018
2018
2021
2021

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 7 publications
(4 citation statements)
references
References 5 publications
0
3
0
1
Order By: Relevance
“…197) Downsizing of ICs requires dimensional scaling from previous nodes for standard cell and custom logic requirements, and high-yield, low-cost integration schemes. 211) The reduction of cell area can be achieved by fully selfaligned gate contact, which makes the gate contacts over the active region, instead of conventional placement of gate contact outside of the diffusion area. 211) The self-aligning technology can be introduced at all levels, such as the frontend-of-line (FEOL), middle-of-line (MOL), and back-end-ofline (BEOL).…”
Section: Cell-level: Circuit Density Scaling and Dtcomentioning
confidence: 99%
See 2 more Smart Citations
“…197) Downsizing of ICs requires dimensional scaling from previous nodes for standard cell and custom logic requirements, and high-yield, low-cost integration schemes. 211) The reduction of cell area can be achieved by fully selfaligned gate contact, which makes the gate contacts over the active region, instead of conventional placement of gate contact outside of the diffusion area. 211) The self-aligning technology can be introduced at all levels, such as the frontend-of-line (FEOL), middle-of-line (MOL), and back-end-ofline (BEOL).…”
Section: Cell-level: Circuit Density Scaling and Dtcomentioning
confidence: 99%
“…211) The reduction of cell area can be achieved by fully selfaligned gate contact, which makes the gate contacts over the active region, instead of conventional placement of gate contact outside of the diffusion area. 211) The self-aligning technology can be introduced at all levels, such as the frontend-of-line (FEOL), middle-of-line (MOL), and back-end-ofline (BEOL). Sherazi et al reported boosting technology for a low-track-height standard cell design in the N7 node.…”
Section: Cell-level: Circuit Density Scaling and Dtcomentioning
confidence: 99%
See 1 more Smart Citation
“…Τα ψηλά πτερύγια υψηλής αναλογίας διαστάσεων, σε συνδυασμό με πλήρως αυτο-ευθυγραμμισμένες επαφές πηγής-απαγωγού και αυτοευθυγραμμισμένη επαφή πύλης, πάνω σε ενεργή περιοχή διάχυσης, επιτάχυναν περαιτέρω τον ρυθμό αύξησης της πυκνότητας των τρανζίστορ. Καινοτομίες τόσο στη διαδικασία κατασκευής όσο και στις προηγμένες τεχνικές διαμόρφωσης, επέτρεψαν στους σχεδιαστές να στοχεύουν σε τυπικά σχέδια κυψελών με χαμηλό ύψος διαδρομών[38]. Το ύψος της διαδρομής μιας τυπικής κυψέλης καθορίζεται από το βήμα των οριζόντιων μεταλλικών γραμμών επί τον αριθμό των μεταλλικών διαδρομών, που απαιτούνται για την τροφοδοσία και τη γείωσης των γραμμών, για τα καρφιά εισόδου και εξόδου και για τη δρομολόγηση εντός της κυψέλης.…”
unclassified