2009
DOI: 10.1002/adma.200900911
|View full text |Cite
|
Sign up to set email alerts
|

Majority Carrier Type Conversion with Floating Gates in Carbon Nanotube Transistors

Abstract: A charge trapping layer can serve not only for designing multilevel nonvolatile memory but also for type conversion from p‐ to n‐type and vice versa of carbon nanotube (CNT) channels. Type conversion from p‐ to n‐type and vice versa for CNT field effect transistors can be realized by changing the polarity of trapped charges (see figure).

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
31
0

Year Published

2011
2011
2019
2019

Publication Types

Select...
8

Relationship

2
6

Authors

Journals

citations
Cited by 39 publications
(31 citation statements)
references
References 31 publications
0
31
0
Order By: Relevance
“…To overcome this, a floating gate was introduced to achieve a non-volatile memory device. [114] The device consists of a stack of tunneling oxide, a floating gate, a blocking oxide, and a control gate above the channel (Figure 18). The tunneling oxide, between the floating gate and the channel, has a thickness of 5 nm.…”
Section: Electrostatic Non-volatile Doping Using Trap Layersmentioning
confidence: 99%
See 1 more Smart Citation
“…To overcome this, a floating gate was introduced to achieve a non-volatile memory device. [114] The device consists of a stack of tunneling oxide, a floating gate, a blocking oxide, and a control gate above the channel (Figure 18). The tunneling oxide, between the floating gate and the channel, has a thickness of 5 nm.…”
Section: Electrostatic Non-volatile Doping Using Trap Layersmentioning
confidence: 99%
“…[114] The floating gate, used in a non-volatile memory device, could replace the volatile silicon back gate in a dual gate structure. A charge trap layer in a top-floating gate was used to determine the majority carrier type of the CNT channel.…”
Section: Electrostatic Non-volatile Doping Using Trap Layersmentioning
confidence: 99%
“…Several research groups have focused on the multilevel operation of CNT-FET memory devices, [15][16][17] because the multilevel data storage capability can increase the memory density per unit cell. In these studies, multilevel storage states were achieved by introducing a floating gate in the top-gate FET configuration, or using the intrinsic hysteresis effect originating from the polarization of molecules in a global back-gate FET configuration.…”
mentioning
confidence: 99%
“…25) Other routes to doping control make use of electrostatics and examples include multiple gate structures, 26) or even better, floating gates. 27) At this point, we note that SWNTs can also be used to improve the properties of organic semiconductor 28) as well as conducting polymer 29) materials. Finally, we also note that thin films of randomly organized SWNTs have been thoroughly studied over the past few years for the replacement of indium tin oxide or other oxide-based transparent conductor films (TCFs) in display or solar cell applications.…”
Section: Tfts Based On Carbon Nanotubesmentioning
confidence: 97%