MATLAB as a Design and Verification Tool for the Hardware Prototyping of Wireless Communication Systems

Font-Bach, Oriol; Pascual‐Iserte, Antonio; Bartzoudis, Nikolaos; López‐Bueno, David

doi:10.5772/48706

Cited by 3 publications

(1 citation statement)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In 2015, a rapid prototyping from algorithm to FPGA prototype was studied in a master thesis by the University of Oulu, Department of Electrical Engineering. The thesis studied MathWorks High-Level Synthesis (HLS) workflow usage for rapid prototyping of wireless communication SoC Intellectual Property (IP) [8]. This thesis introduced the design and FPGA prototyping flow of the application-specific integrated circuit (ASIC).…”

Section: Related Workmentioning

confidence: 99%

A Comparative Study between MATLAB HDL Coder and VHDL for FPGAs Design and implementation

Elsayed

Kayed

2022

Journal of International Society for Science and Engineering

View full text Add to dashboard Cite

Nowadays, FPGA has become a very useful platform for multiple digital applications. Initially, the hardware programming languages like VHDL or Verilog were the only method for designing the FPGA. In this method, the designer should be able to transform the algorithm of the application into digital blocks. This consumes time and effort. Recently MATLAB realized the FPGA importance and decided to introduce a new tool for FPGA Design; this tool is MATLAB HDL Coder. The idea is to write a very easy MATLAB script and it will be converted to HDL using HDL Coder. Then this HDL code will go through the FPGA regular implementation path. This paper studies and compares, by example, the two methods. The comparison is done for Speed, FPGA utilization, and time for design/implementation. The digital unit under test was AES. The choice of this unit is based on having large input data, it makes many feedbacks, and It needs high speed. The test result doesn't recommend MATLAB HDL Coder for implementation but it recommends it to fast-proof ideas and fast prototypes. This is because the idea of just writing a simple script describing the algorithm results in a very complicated combinational circuit, which has a very low frequency. The recommended future research is to find a way to force the MATLAB script to be implemented in pipeline architecture. The expected result is to improve the performance in two directions utilization and frequency, but It'll lose the main advantage which is fast implementation.

show abstract

Section: Related Workmentioning

confidence: 99%

A Comparative Study between MATLAB HDL Coder and VHDL for FPGAs Design and implementation

Elsayed

Kayed

2022

Journal of International Society for Science and Engineering

View full text Add to dashboard Cite

show abstract

Real-Time Implementation and Experimental Validation of a DL FBMC System

Font-Bach

Bartzoudis

López‐Bueno

et al. 2017

Orthogonal Waveforms and Filter Banks for Future Communication Systems

View full text Add to dashboard Cite

A real-time FPGA-based implementation of a high-performance MIMO-OFDM transceiver featuring a closed-loop communication scheme

Font-Bach

Bartzoudis

Pascual‐Iserte

et al. 2012

2012 IEEE 8th International Conference on Wireless and Mobile Computing, Networking and Communications (WiMob)

View full text Add to dashboard Cite

In this paper we present the FPGA implementation of a multi-antenna Orthogonal Frequency-Division Multiplexing (OFDM) transmitter and receiver featuring a closed-loop (CL) communication scheme. The PHY-layer development follows the specifications of the mobile WiMAX standard, whereas the limited MAC functionality is using custom specifications. In the implemented CL scheme, the transmitter applies a Transmit Antenna Selection (TAS) decision based on the instantaneous Channel State Information (CSI), which is calculated at the receiver and fed back to the transmitter. The RTL implementation addresses the challenge of efficiently accommodating two transmission schemes with optimal reuse of FPGA resources. The adaptive subcarrier allocation can be thoroughly evaluated only when prototyped in a real-time platform, such as the one described in this paper. The results verified that the CL system is performing better than its open-loop counterpart.Peer ReviewedPostprint (published version

show abstract

MATLAB as a Design and Verification Tool for the Hardware Prototyping of Wireless Communication Systems

Cited by 3 publications

References 10 publications

A Comparative Study between MATLAB HDL Coder and VHDL for FPGAs Design and implementation

A Comparative Study between MATLAB HDL Coder and VHDL for FPGAs Design and implementation

Real-Time Implementation and Experimental Validation of a DL FBMC System

A real-time FPGA-based implementation of a high-performance MIMO-OFDM transceiver featuring a closed-loop communication scheme

Contact Info

Product

Resources

About