2007
DOI: 10.1109/tdmr.2007.897532
|View full text |Cite
|
Sign up to set email alerts
|

Mechanism of Electron Trapping and Characteristics of Traps in $\hbox{HfO}_{2}$ Gate Stacks

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

4
123
0

Year Published

2007
2007
2021
2021

Publication Types

Select...
5
2

Relationship

1
6

Authors

Journals

citations
Cited by 141 publications
(127 citation statements)
references
References 14 publications
4
123
0
Order By: Relevance
“…We note that an electron migration process exhibiting a very low activation energy of 0.01 eV has recently been identified by simulating temperature dependent threshold voltage shift during constant voltage stress of the HfO 2 gate dielectric MOSFETs using temperatureassisted charge migration model [28]. This low activation energy process might represent the transport of selftrapped electron polarons.…”
mentioning
confidence: 85%
“…We note that an electron migration process exhibiting a very low activation energy of 0.01 eV has recently been identified by simulating temperature dependent threshold voltage shift during constant voltage stress of the HfO 2 gate dielectric MOSFETs using temperatureassisted charge migration model [28]. This low activation energy process might represent the transport of selftrapped electron polarons.…”
mentioning
confidence: 85%
“…This effect is caused by substrate electrons injected to and captured by shallow traps (just below the Hf-based dielectric conduction band, Fig. 1) [74], where the trapping may occur within hundreds of nanoseconds to microseconds [50,73]. The charges trapped during this process are well-localized within the dielectric, with their spatial distribution through the dielectric thickness being determined by the Fermi energy of the channel electrons and the trap energy (presumably, a neutral or singlecharged negative oxygen vacancies) [4,7,[9][10][11]16] fast trapping, which is reversible with no residual damage [30,75,76], can contribute significantly to threshold voltage (V t ) instability and degradation of device performance in Hf-based gate stack nMOS transistors.…”
Section: Fast Transient Charge Trappingmentioning
confidence: 99%
“…Proper analysis techniques can provide information on charge trapping [32, 70-74, 81, 83, 85] and the effect on device performance, separation of fast and slow trapping processes [20,32,50,54,55,74,86], and bias temperature instability [50,[87][88][89][90].…”
Section: Applicationsmentioning
confidence: 99%
See 2 more Smart Citations