Memristive behavior in a junctionless flash memory cell

Abstract

We report charge storage based memristive operation of a junctionless thin film flash memory cell when it is operated as a two terminal device by grounding the gate. Unlike memristors based on nanoionics, the presented device mode, which we refer to as the flashristor mode, potentially allows greater control over the memristive properties, allowing rational design. The mode is demonstrated using a depletion type n-channel ZnO transistor grown by atomic layer deposition (ALD), with HfO<inf>2</inf> as the tunnel dielectric, Al<inf>2</inf>O<inf>3</inf> as the control dielectric, and non-stoichiometric silicon nitride as the charge storage layer. The device exhibits the pinched hysteresis of a memristor and in the unoptimized device, R<inf>off</inf>/R<inf>on</inf> ratios of about 3 are presented with low operating voltages below 5 V. A simplified model predicts R<inf>off</inf>/R<inf>on</inf> ratios can be improved significantly by adjusting the native threshold voltage of the devices. The repeatability of the resistive switching is excellent and devices exhibit 106s retention time, which can, in principle, be improved by engineering the gate stack and storage layer properties. The flashristor mode can find use in analog information processing applications, such as neuromorphic computing, where well-behaving and highly repeatable memristive properties are desirable. © 2015 AIP Publishing LLC

Synaptic organic transistors with a vacuum-deposited charge-trapping nanosheet

“…2b , the output characteristics [ I D versus drain voltage ( V D )] with clear linear-to-saturation transition confirm the proper channel pinch-off and minimal contact resistance 27 28 . Additionally, the dual-sweep output curves of a SFG-OFET show the characteristic memristive behaviour that originates from the charge trapping and release taking place within the timescale of curve sweeps 29 . We obtained a near-100% yield of working devices 30 , benefiting from our geometrically flat, and spatially uniform 2-D memory element ( Fig.…”

Utilizing embedded ultra-small Pt nanoparticles as charge trapping layer in flashristor memory cells

“…where V DS is the source-drain voltage, V GS is the gate-source voltage, µ eff is the effective channel mobility, V TH is the threshold voltage, C ox is the areal capacitance of the gate stack, w and L are the width and length of the channel, and is the Early parameter. The more details about this equation were given in previous study [21].…”

The thickness effect of insulator layer between the semiconductor and metal contact on C-V characteristics of Al/Si3N4/p-Si device

“…Memristor has low power and nonvolatile operation, variety of physical mechanisms and potentially high density, placing advanced components of future computing systems [21]. Si3N4 is commonly used memory contacts for memristive characterizations.…”