2022
DOI: 10.1016/j.nima.2022.166874
|View full text |Cite
|
Sign up to set email alerts
|

Microchannel cooling for the LHCb VELO Upgrade I

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
16
0

Year Published

2022
2022
2025
2025

Publication Types

Select...
5
1
1

Relationship

0
7

Authors

Journals

citations
Cited by 12 publications
(16 citation statements)
references
References 27 publications
0
16
0
Order By: Relevance
“…These performance levels must be achieved while respecting the specifications of power consumption posed by cooling and power-delivery systems. This limits translate to a maximum power consumption per unit area (power budget) ranging from 0.1 W/ cm 2 [10] to 1.5 W/ cm 2 [8] [11]. Furthermore, the ASIC architecture and technology must be sufficiently radiation-hard to sustain an total dose in the order of tens of megagrays [8].…”
Section: State Of the Art Of High Time Resolution Asicsmentioning
confidence: 99%
“…These performance levels must be achieved while respecting the specifications of power consumption posed by cooling and power-delivery systems. This limits translate to a maximum power consumption per unit area (power budget) ranging from 0.1 W/ cm 2 [10] to 1.5 W/ cm 2 [8] [11]. Furthermore, the ASIC architecture and technology must be sufficiently radiation-hard to sustain an total dose in the order of tens of megagrays [8].…”
Section: State Of the Art Of High Time Resolution Asicsmentioning
confidence: 99%
“…To fulfil these requirements, the particle physics community has developed silicon microchannels cooling plates. As of today, such devices have been implemented in two detectors, the NA62 GigaTracKer [6] and the upgraded LHCb-VELO [7]. Their specifications are reported in Table 1.…”
mentioning
confidence: 99%
“…Alternative refrigerants are envisaged such as bi-phase krypton [8], which reaches ~100 bar at room temperature. For both the NA62 and LHCb detectors, the cooling plates were fabricated on 8-inch etched silicon-on-insulator (SOI) wafers, bonded together using either hydrophilic or hydrophobic direct bonding (DB) [6,7]. This fabrication process was reported to be challenging and expensive [7].…”
mentioning
confidence: 99%
See 2 more Smart Citations