2009 International Symposium on Signals, Circuits and Systems 2009
DOI: 10.1109/isscs.2009.5206170
|View full text |Cite
|
Sign up to set email alerts
|

Multi-objective design automation of the folded-cascode OP-AMP using NSGA-II Strategy

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2011
2011
2022
2022

Publication Types

Select...
2
1
1

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 2 publications
0
3
0
Order By: Relevance
“…, } that optimizes performance functions, such as gain, offset, signal to noise ratio, and maximum operating frequency, while meeting imposed specifications and/or inherent constraints, for example, saturation conditions of transistors, technology limits, and impedance matching. Vector may encompass biases, lengths (L), and widths (W) of MOS transistors, component values, and so forth [5].…”
Section: Design Methodologymentioning
confidence: 99%
See 1 more Smart Citation
“…, } that optimizes performance functions, such as gain, offset, signal to noise ratio, and maximum operating frequency, while meeting imposed specifications and/or inherent constraints, for example, saturation conditions of transistors, technology limits, and impedance matching. Vector may encompass biases, lengths (L), and widths (W) of MOS transistors, component values, and so forth [5].…”
Section: Design Methodologymentioning
confidence: 99%
“…Accuracy, ease of use, generality, robustness, and reasonable run-time are necessary for a circuit synthesis solution to gain acceptance by using optimization methods [4][5][6][7][8][9].…”
Section: Introductionmentioning
confidence: 99%
“…Because this approach is multiple‐objective, it tries to define a whole optimal solution set, namely Pareto front. Pareto solutions are non‐dominated with respect to each other; however, switching from one point to another usually causes a sacrifice in one or more objectives to attain a limited quantity of gain in the other(s) . The proposed approach combines a circuit sizing framework with an intelligence algorithm to achieve an efficient methodology of circuit design in a way that attaining high yield converters needs no serious concern regarding their transistor sizing, while it keeps the main performance parameters admissible at the same time.…”
Section: Introductionmentioning
confidence: 99%