2018 IEEE Applied Power Electronics Conference and Exposition (APEC) 2018
DOI: 10.1109/apec.2018.8341094
|View full text |Cite
|
Sign up to set email alerts
|

Multitrack power factor correction architecture

Abstract: Single-phase universal-input ac-dc converters are needed in a wide range of applications. This paper presents a novel power factor correction (PFC) architecture that can achieve high power density and high efficiency for grid-interface power electronics. The proposed Multitrack PFC architecture is a new development of the Multitrack concept. It reduces the internal device voltage stress of the power converter subsystems, allowing PFC circuits to maintain zero-voltage-switching (ZVS) at high frequency (1 MHz-4 … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
5
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
4
2

Relationship

1
5

Authors

Journals

citations
Cited by 6 publications
(5 citation statements)
references
References 30 publications
0
5
0
Order By: Relevance
“…Resonant Tank [79], [80] Multi-Track Architect [81], [82] Voltage range extension Light-load performance enhancement Static reconfiguration of the input or output stages is a typical TMC approach. However, more advanced techniques are available too.…”
Section: The Main Principle Of Tmcmentioning
confidence: 99%
See 1 more Smart Citation
“…Resonant Tank [79], [80] Multi-Track Architect [81], [82] Voltage range extension Light-load performance enhancement Static reconfiguration of the input or output stages is a typical TMC approach. However, more advanced techniques are available too.…”
Section: The Main Principle Of Tmcmentioning
confidence: 99%
“…Another scalable and reconfigurable architecture of galvanically isolated dc-dc converters employing the TMC is presented in [81], [82]. Its simplest embodiment, the twotrack converter, consists of the switched inductor (boost) circuit, hybrid double inverter, and isolation stage (with two transformers).…”
Section: J Multi-track Converter Architecturementioning
confidence: 99%
“…Fig. 7 shows an analogy circuit which can enable robust ZVS for the QSW boost cell [8], [9]. This circuit comprises two comparators, one integrator, three voltage dividers, and three logic gates.…”
Section: A Design Of Variable On-time Controlmentioning
confidence: 99%
“…The necessity of PFC is clearly demonstrated in [5], where it is concluded that household electrical appliances with poor PF can impact the voltage at the feeder terminal. Variety of power electronic topologies with power factor correction feature have been introduced and studied in the literature [6][7][8][9][10][11][12][13][14]. The effect of different PFC control approaches operating at distorted input voltage have been studied in [15], where it is stated that sinusoidal current consumption is better than emulated resistor behavior.…”
Section: Introductionmentioning
confidence: 99%