Noise floor and dynamic range analysis of a microwave attenuation measurement receiver from 50MHz to 26.5GHz

Wu, Thomas Y.; Chua, S.W.; Lu, Yilong

doi:10.1016/j.measurement.2011.06.002

Cited by 3 publications

(1 citation statement)

References 44 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…However, for a reasonable assumption, we should consider that the channel is not noise free. As presented in [27, 34], a thermal limit (Th N ) is used to set the noise floor ( −174 dB), SNR determined to be (20 dB), and noise figure for the receiver ( Rx N ) assumed to be (3 dB). These limit the minimum error free received power per CMDA SC to

P_{min} = 10 \log_{10} ()(, normalΔ F) + normalSNR + R x_{N} + {Th}_{N}

where Δ F is the frequency bandwidth for one channel and for a channel bandwidth of 64 GHz the minimum detectable signal is ( −43 dBm).…”

Section: Zenneck Surface Wave Modellingmentioning

confidence: 99%

Hybrid wire‐surface wave interconnects for next‐generation networks‐on‐chip

Karkar

Turner²,

Tong

et al. 2013

IET Computers & Digital Techniques

View full text Add to dashboard Cite

Networks-on-chip (NoC) is a communication paradigm that has emerged to tackle different on-chip challenges and satisfy different demands in terms of high performance and economical interconnect implementation. However, merely metal-based NoC pursuit offers limited scalability with the relentless technology scaling especially in global communications. To meet the scalability demand, this study proposes a new hybrid architecture empowered by both metal interconnect and Zenneck surface waves interconnects (SWIs). This architecture reduces the NoC average hop count between any communication pairs, which has been reflected as a better average delay and throughput. Furthermore, SWI enables more efficient power dissipation and faster cross the chip signal propagation. The authors' initial results based on a cycle-accurate simulator demonstrate the effectiveness of the proposed system architecture, such as significant power reduction (23%), large average delay reduction (34%) and higher throughput (35%) compared with regular NoC. These results are achieved with negligible hardware and area overhead. This study explores promising potentials of SWI for future complex global communication.

show abstract