2013
DOI: 10.1109/tdmr.2012.2227261
|View full text |Cite
|
Sign up to set email alerts
|

Novel Layout Technique for Single-Event Transient Mitigation Using Dummy Transistor

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
32
0

Year Published

2014
2014
2024
2024

Publication Types

Select...
6
3

Relationship

2
7

Authors

Journals

citations
Cited by 58 publications
(32 citation statements)
references
References 21 publications
0
32
0
Order By: Relevance
“…Due to the easy look-inside capability, three-dimensional mixed-mode TCAD simulation has been proven to be a useful method to investigate the mechanism of single event charge collection [2,5,9,10,11,12]. In this paper, SET production process is simulated both in a common bulk PMOSFET and in a novel SOI PMOSFET.…”
Section: Device and Simulation Detailsmentioning
confidence: 99%
See 1 more Smart Citation
“…Due to the easy look-inside capability, three-dimensional mixed-mode TCAD simulation has been proven to be a useful method to investigate the mechanism of single event charge collection [2,5,9,10,11,12]. In this paper, SET production process is simulated both in a common bulk PMOSFET and in a novel SOI PMOSFET.…”
Section: Device and Simulation Detailsmentioning
confidence: 99%
“…So SET mitigation in PMOSFET becomes a more important issue. In order to reduce the threat of SET in IC in bulk CMOS process, several efficient radiation hardened by design (RHBD) layout techniques are proposed for SET mitigation [5,7,8,9,10,11]. However, none of these RHBD techniques can significantly reduce SET pulse width.…”
Section: Introductionmentioning
confidence: 99%
“…The physical mechanisms of charge motion on SETs have been extensively studied in bulk NMOSFETs and triple-well NMOSFETs [4][5][6][7][8][9]. These issues have also been extensively studied in our previous works [10][11][12][13][14]. The process of charge motion on SETs is controlled by drift, diffusion, and amplification effect of a parasitic bipolar transistor.…”
Section: Introductionmentioning
confidence: 99%
“…Recently Zhenyu Wu found that reducing the distance between NMOS transistor and N-well can reduce N-hit SET pulse width [23]. Several works like this use layout optimization methods to maintain the stability of the N-well electronstatic potential and suppress the parasitic bipolar effect [24,25,26,27,28]. Radiation harden by process is another effective method to reduce the damage of single-event effect [9,11].…”
Section: Introductionmentioning
confidence: 99%