Due to their flexibility and openness, the RISC-V ISA and processor architectures have emerged as notable contenders in various application domains. Their advantages over commercial solutions have attracted the interest of academia and industry and even led to their planned adoption in aeronautics and space. However, in these demanding environments, system reliability is of paramount importance. To address this issue, this paper presents an overview of several hardware-centric approaches for developing reliable systems based on the parallelultra low power (PULP) open-source RISC-V hardware platform. These approaches range from gate-level optimizations to systemlevel improvements and highlight the versatility of the PULP architecture and its potential as a viable architecture for developing various aerospace platforms.