On the injection methods in a top-series-injection-locked frequency divider

Jang, Sheng‐Lyang; Chang, Chia‐Wei; Song, Yi-Jhe; Liu, Cheng-Chen; Hsu, Chun‐Wei

doi:10.1016/j.microrel.2010.01.038

Search citation statements

Order By: Relevance

Paper Sections

Select...

Introduction1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2015

Publication Types

Select...

Article1

Relationship

Self Cite1

Independent0

Authors

Journals

Cited by 1 publication

(1 citation statement)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Various divide‐by‐2 LC ILFDs have been proposed in the past, and they include bottom tail‐injection method and direct‐injection method with single injection transistor or complementary injection transistors . They also include top‐series‐injection method and parallel‐injection method with dual injection transistors . Figure shows the block diagram of a conventional divide‐by‐2 LC ILFD.…”

Section: Introductionmentioning

confidence: 99%

Wide‐band divide‐by‐2 injection‐locked frequency divider using MOSFET mixers DC‐biased in subthreshold region

Jang

Lin

Huang

2015

Circuit Theory & Apps

Self Cite

View full text Add to dashboard Cite

Summary A novel wide locking range divide‐by‐2 injection‐locked frequency divider (ILFD) is proposed in the paper and was implemented in the TSMC 0.18‐µm 1P6M CMOS process. The divide‐by‐2 ILFD is based on a cross‐coupled voltage‐controlled oscillator (VCO) with an LC resonator and injection MOSFETs with source voltage coupled from ILFD output, and the injection MOSFET mixer is biased in subthreshold region. At the drain–source bias of 0.9 V, and at the incident power of 0 dBm the locking range of the divide‐by‐2 ILFD is 6.4 GHz; from the incident frequency 3.7 GHz to 10.1 GHz, the percentage is 92.75%. The core power consumption is 16.56 mW. The die area is 0.839 × 0.566 mm2. Copyright © 2015 John Wiley & Sons, Ltd.

show abstract