2018 IEEE 26th International Conference on Network Protocols (ICNP) 2018
DOI: 10.1109/icnp.2018.00063
|View full text |Cite
|
Sign up to set email alerts
|

One for All, All for One: A Heterogeneous Data Plane for Flexible P4 Processing

Abstract: The P4 community has recently put significant effort to increase the diversity of targets on which P4 programs can be implemented. These include fixed function and programmable ASICs, FPGAs, NICs, and CPUs. However, P4 programs are written according to the set of functionalities supported by the target for which they are compiled. For instance, a P4 program targeting a programmable ASIC cannot be extended with userdefined processing modules, which limits the flexibility and the abstraction of P4 programs.To ad… Show more

Help me understand this report
View preprint versions

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
2
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 3 publications
0
2
0
Order By: Relevance
“…There is an extensive collection of works dealing with P4 in the state of the art, some of them focusing on the description of P4 packet processors [126], surveys of P4 potential applications [127], [128], [129] performance analysis [130] or extensions to support heterogeneous dataplanes [131] as well as the definition of an abstract model for programmable data planes [132]. The capabilities to exploit application layer processing are explored by authors in [133], enabling the fulfillment of FR7.…”
Section: Protocol Independent Switch Architecture (Pisa)mentioning
confidence: 99%
See 1 more Smart Citation
“…There is an extensive collection of works dealing with P4 in the state of the art, some of them focusing on the description of P4 packet processors [126], surveys of P4 potential applications [127], [128], [129] performance analysis [130] or extensions to support heterogeneous dataplanes [131] as well as the definition of an abstract model for programmable data planes [132]. The capabilities to exploit application layer processing are explored by authors in [133], enabling the fulfillment of FR7.…”
Section: Protocol Independent Switch Architecture (Pisa)mentioning
confidence: 99%
“…Safety and Security: Automotive Ethernet in On-Board Diagnosis & in-vehicle networking [26] Cooperation or competition? Coexistence of safety and security in next-generation Ethernet-based automotive networks [42] Secure Automotive On-Board Electronics Network Architecture [101] TSN: Assessments of Real-Time Communications over TSN Automotive Networks [58] Timely Survey of Time-Sensitive Networking: Past and Future Directions [63] DDS and DDS with TSN: DDS middleware on FlexRay network [66] Multi-Level Time-Sensitive Networking Using the Data Distribution Services for Synchronized Three-Phase Measurement Data Transfer [67] Using DDS over TSN to support NATO Generic Vehicle Architecture for Land Systems [68] SDN: OpenFlow [71] Software-Defined Networking in Automotive [72] An In-Vehicle Software Defined Network Architecture for Connected and Automated Vehicles [73] In-Vehicle Software Defined Networking: An Enabler for Data Interoperability [74] Retrofitting SDN to classical in-vehicle networks: SDN4CAN [75] An SDN Architecture for Automotive Ethernet [76] SDN with TSN: SDN-based configuration solution for IEEE 802.1 Time Sensitive Networking [62] Software-Defined Networks Supporting Time-Sensitive In-Vehicular Communication [77] Software-Defined Time Sensitive Networks Configuration and Management [78] SDN for safety applications: Fault-Tolerant Dynamic Scheduling and Routing for TSN based In-vehicle Networks [81] Dynamic Network Reconfiguration in Safety-Critical Aeronautical Systems [82] Service oriented Architecture: A distributed in-vehicle service architecture using dynamically created web Services [83] SODA: Service-Oriented Architecture for Runtime Adaptive Driver Assistance Systems [84] Programmable Dataplane:A Survey on Data Plane Programming with P4[127] An Exhaustive Survey on P4 Programmable Data Plane Switches: Taxonomy, Applications, Challenges, and Future Trend[128] The programmable Data Plane: Abstractions, architectures, algorithms, and applications[129] Modeling and Performance Analysis of P4 Programmable Devices[130] P4 to FPGA-A Fast Approach for Generating Efficient Network Processors[135] One for All, All for One: A Heterogeneous Data Plane for Flexible P4 Processing[149] …”
mentioning
confidence: 99%