Open-source flexible packet parser for high data rate agile network probe

Abstract

The development of a network centered life has increased overall data rates in core networks. Thus, data centers face the challenge to provide always more services at higher data rates while reacting quickly to complex failures and more powerful attacks thanks to efficient network forensics. Moreover, Software-Defined Networking (SDN) becomes a standard which offers agility but also requires forensic devices able to handle multiple configurations. Although conventional software probes are programmable and thus agile, they cannot support high data rate packet processing any more. Probes could benefit from Application Specific Integrated Circuits (ASIC) to cope with high data rates, but ASICs development time of many months makes them unable to satisfy agility requirements. With reconfiguration ability and high throughput processing without packet loss, Field Programmable Gate Arrays (FPGA) are the key technology chosen by some companies, such as Microsoft, Amazon and OVH, to be integrated into smart Network Interface Cards (NIC). Nevertheless, while high performance criteria is fulfilled, current FPGA probes benefit from an agility still limited to their conventional firmware upgrades which require proprietary tools and hardware-design time and knowledge. This paper proposes the first solution to offer FPGA probes with runtime agility thanks to a flexible packet parser which can be parameterized continuously by a software, endorsing complex tasks and SDN control. This allows a live adaptation of protocol processings from computer host alongside handling packets at line rate without data loss. The proposed parser is opensource and easily usable by network engineers through a Python software API. Benchmark results illustrate the performance of the agile high-level probe implemented on a NetFPGA SUME board, with XC7VX690T FPGA. 60 millions of 64-byte packets are counted based on features provided at runtime. These are selected by the software part, allowing the detection of different volumetric attacks within a few tens of microseconds. This represents a 40 Gb/s traffic of smallest Ethernet packets with no packet loss. With adequate boards, the generic design of the probe offers 160 Gb/s data rates and beyond on modern hardware, assuring probe scalability.

The Design of a Dynamic Configurable Packet Parser Based on FPGA

“…As shown in Table 2, our work, denoted as "Our work 1 " was implemented on the Xilinx Ultrascale+ FPGA series platform. Despite [14,28] using more advanced FPGA devices than ours, our results exhibit a significant reduction in processing latency. To ensure a fair comparison with [17], we recompiled our system on the Xilinx Virtex-7 XCVH580T FPGA platform used in [17], denoted as "Our work 2 " in the table.…”

“…Based on the waveform obtained through the cocotb simulation tool, as shown in Figure 15, it can be observed that a total of nine clock cycles were required from the start of parsing to the completion of parsing, resulting in the output of PHV. Table 2 compares the proposed parser design with several previous designs [14,17,28]. The IXIA testers used a custom frame structure to generate traffic, as shown in Figure 16, to set up an Ethernet-IPV6-UDP-based parsing path and analyze the latency.…”

“…However, ASIC-based systems have long development cycles and high production costs, limiting their flexibility and scalability. In contrast, Field-Programmable Gate Array (FPGA)-based solutions offer a favorable trade-off between high data rate processing and flexibility [ 11 , 12 , 13 ], making them an ideal choice for Software-Defined Networking (SDN) [ 14 ].…”

High-Performance Packet Routing Acceleration for Cloud Systems Using High Bandwidth Memory

“…The performance of software vRouters is limited by packet parsing. In general, the software performance of packet parsing with 1CPU core is under 7 Mpps [10]. On the other hand, a paper [11] reported that "300 Mpps has been achieved by software only on one server."…”

R3TOS-Based Integrated Modular Space Avionics for On-Board Real-Time Data Processing

“…Big player like amazon and Intel have included FPGAs in their products and services. Amazon uses FPGAs for cloud computing [10], [11], [12] while intel has become a key player in the FPGAs industry with their purchase of Altera [13]. These points to the growing potentials of FPGAs in the electronics industry.…”