2015
DOI: 10.1016/j.jesit.2015.03.014
|View full text |Cite
|
Sign up to set email alerts
|

Optimal CMOS inverter design using differential evolution algorithm

Abstract: Please cite this article in press as: De, B.P., et al., Optimal CMOS inverter design using differential evolution algorithm. J. Electr. Syst. Inform. Technol. (2015), http://dx. AbstractThe inverter is known to be the nucleus of all digital designs. Evolutionary computation may be a competent implement for automatic design of digital integrated circuits (IC). In this paper, optimal switching characteristics of a CMOS inverter are realized using an evolutionary optimization approach called differential evolutio… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

1
16
0

Year Published

2016
2016
2024
2024

Publication Types

Select...
3
1
1

Relationship

0
5

Authors

Journals

citations
Cited by 7 publications
(17 citation statements)
references
References 27 publications
1
16
0
Order By: Relevance
“…As well known, the fall time (t f ), is the time required for the output voltage to drop from V 90% of the output voltage level down to V 10%, and the rise time (t r ) is defined as the time required for the output voltage to rise from V 10% to V 90%. They can be computed as follows [3][4][5][6][7][8]:…”
Section: Problem Formulationmentioning
confidence: 99%
See 4 more Smart Citations
“…As well known, the fall time (t f ), is the time required for the output voltage to drop from V 90% of the output voltage level down to V 10%, and the rise time (t r ) is defined as the time required for the output voltage to rise from V 10% to V 90%. They can be computed as follows [3][4][5][6][7][8]:…”
Section: Problem Formulationmentioning
confidence: 99%
“…On the other hand, the high-to-low propagation delay time (t pHL ) is defined as the time delay between the V 50% transition of the rising input voltage and the V 50% transition of the falling output voltage, Lastly, the low-to-high propagation delay time (t pLH ) is defined as the time delay between the V 50% transition of the falling input voltage and the V 50% transition of the rising output voltage, and can be computed as [3][4][5][6][7][8]: The cost (fitness) function to be minimized can be written as [3][4][5][6][7][8]: Subject to the following constraints:…”
Section: Problem Formulationmentioning
confidence: 99%
See 3 more Smart Citations