2018
DOI: 10.1016/j.spmi.2018.07.038
|View full text |Cite
|
Sign up to set email alerts
|

Optimization of novel superjunction LDMOS with partial low K layer

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 8 publications
(2 citation statements)
references
References 14 publications
0
2
0
Order By: Relevance
“…Therefore, the optimal value can be reached at ε LK = 3. The simulation results show that the DGDK-LDMOS has the best performance when N d = 1.4 ×10 16 cm −3 , FOM is 17.9 MW cm −2 , BV is 185.6 V, and R on,sp is 1.92 mΩ cm 2 .…”
Section: Simulation Results and Discussionmentioning
confidence: 97%
See 1 more Smart Citation
“…Therefore, the optimal value can be reached at ε LK = 3. The simulation results show that the DGDK-LDMOS has the best performance when N d = 1.4 ×10 16 cm −3 , FOM is 17.9 MW cm −2 , BV is 185.6 V, and R on,sp is 1.92 mΩ cm 2 .…”
Section: Simulation Results and Discussionmentioning
confidence: 97%
“…In power integrated circuits, the silicon-on-insulator lateral double-diffused metal oxide semiconductor field-effect transistor (SOI-LDMOS) is one of the key devices. It has been widely used due to the properties of excellent isolation performance, high breakdown voltage (BV), low leakage current, free of latch-up effect, and high compatibility with CMOS process [1][2][3][4]. The contradiction between BV and R on,sp is the major issue to be considered in SOI-LDMOS design [5][6][7][8].…”
Section: Introductionmentioning
confidence: 99%