Proceedings of the Seventh International Workshop on Hardware/Software Codesign - CODES '99 1999
DOI: 10.1145/301177.301489
|View full text |Cite
|
Sign up to set email alerts
|

Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors

Abstract: This paper presents an enhancement of our "Algorithm Architecture Adequation" (AAA) prototyping methodology which allows to rapidly develop and optimize the implementation of a reactive real-time dataflow algorithm on a embedded heterogeneous multiprocessor architecture, predict its real-time behavior and automatically generate the corresponding distributed and optimized static executive. It describes a new optimization heuristic able to support heterogeneous architectures and takes into account accurately int… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
42
0
1

Year Published

2001
2001
2014
2014

Publication Types

Select...
7
1
1

Relationship

1
8

Authors

Journals

citations
Cited by 89 publications
(43 citation statements)
references
References 22 publications
0
42
0
1
Order By: Relevance
“…The power-efficient schedule pressure is a variant of the schedule pressure cost function [8], which tries to minimize the length of the critical path of the algorithm graph by exploiting the scheduling margin of each operation. The schedule pressure σ is computed for each operation o i , and each processor p j as:…”
Section: Scheduling Heuristicsmentioning
confidence: 99%
“…The power-efficient schedule pressure is a variant of the schedule pressure cost function [8], which tries to minimize the length of the critical path of the algorithm graph by exploiting the scheduling margin of each operation. The schedule pressure σ is computed for each operation o i , and each processor p j as:…”
Section: Scheduling Heuristicsmentioning
confidence: 99%
“…furthermore, a user is able to view the memory contents of the DSP and profile the execution time for pieces of their code all in real-time. For high level synthesis of the digital signal process algorithms, we use the SynDEx tool environment Grandpierre et al (1999) which provides a formal framework based on graphs and system-level computer-aided design (CAD) software. On the one hand, this tool specifies the functions of the applications, the distributed resources in terms of processors and/or specific integrated circuits, and communication media.…”
Section: Software Architecturementioning
confidence: 99%
“…SynDEx tools Grandpierre et al (1999) provides a formal framework based on graphs and system-level software. On the one hand, these specify the functions of the applications, the distributed resources in terms of processors and/or specific integrated circuit and communication media, and the non-functional requirements such as real-time performances.…”
Section: Software Architecturementioning
confidence: 99%
“…La méthodologie AAA/ A 3 [3] vise le prototypage rapide et l'implantation optimisée d'applications distribuées temps réel comprenant du traitement du signal et du contrôle. Elle est basée sur un modèle unifié de graphes utilisés, tant pour spécifier l'Algorithme que l'Architecture multi-composants, que pour déduire les implantations possibles en termes de transformations de graphes.…”
Section: La Méthodologie Adéquation Algorithme Architectureunclassified