Optimizing Power Efficiency in SRAM Cells through Memristor-Based Architectures

Edwards, Nermine M.; Hamed, Sahar M.; Elaraby, Nahla; Zekry, Abdelhalim

doi:10.1109/icmisi61517.2024.10580519

2024 International Conference on Machine Intelligence and Smart Innovation (ICMISI) 2024

DOI: 10.1109/icmisi61517.2024.10580519

|View full text |Cite

Optimizing Power Efficiency in SRAM Cells through Memristor-Based Architectures

Nermine M. Edwards,

Sahar M. Hamed,

Nahla Elaraby

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 15 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Towards Efficient Memory Architectures: Low-Power Noise-Immune RRAM

Edward,

Hamed,

Anis

et al. 2024

Energies

View full text Add to dashboard Cite

The performance of Static Nanomaterials Random-Access Memories (SRAMs) is often degraded in the sub-threshold region as it is susceptible to increased access energy and leakage power. However, the low-power operation of SRAM is very much essential for efficient device functioning. Accordingly, designing robust SRAM cells that maintain stability and minimize power consumption is a key challenge. In this regard, with this ongoing work, the authors present novel designs of SRAMs using memristor technology by mitigating the shortcomings discussed above. This paper proposes a novel SRAM architecture of four transistors and five memristors, by integrating memristor technology to achieve drastic improvement in performance at subthreshold regions. Further, it performs an analysis of the metrics of static noise margin and power consumption to comprehensively evaluate the proposed SRAM designs. Simulation using Cadence Virtuoso for 65 nm technology demonstrates that power consumption for a 4T5M cell is about two and a half times lower than for 4T4M and 1.2 times lower than for 4T3M, hence proving that it will be promising for extremely low-power applications.

show abstract

Towards Efficient Memory Architectures: Low-Power Noise-Immune RRAM

Edward,

Hamed,

Anis

et al. 2024

Energies

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Optimizing Power Efficiency in SRAM Cells through Memristor-Based Architectures

Cited by 1 publication

References 15 publications

Towards Efficient Memory Architectures: Low-Power Noise-Immune RRAM

Towards Efficient Memory Architectures: Low-Power Noise-Immune RRAM

Contact Info

Product

Resources

About