2015 IEEE 24th International Symposium on Industrial Electronics (ISIE) 2015
DOI: 10.1109/isie.2015.7281562
|View full text |Cite
|
Sign up to set email alerts
|

Overview of LVRT-capability pre-evaluation with an inverter based test bench

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2017
2017
2024
2024

Publication Types

Select...
3
3

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 4 publications
0
3
0
Order By: Relevance
“…where V + is given in pu at the PCC and k + usually takes values within the interval (0-10). It can be deduced that a 10% dead-band is considered in (10) [39]. As highlighted in [40], the injection of positive sequence current does not reduce the unbalance at the PCC, so recent grid codes require the injection of inductive negative sequence current proportional to the negative sequence voltage at the PCC, according to (11) [16]:…”
Section: Low-voltage Ride-through Of the MMC Statcommentioning
confidence: 99%
“…where V + is given in pu at the PCC and k + usually takes values within the interval (0-10). It can be deduced that a 10% dead-band is considered in (10) [39]. As highlighted in [40], the injection of positive sequence current does not reduce the unbalance at the PCC, so recent grid codes require the injection of inductive negative sequence current proportional to the negative sequence voltage at the PCC, according to (11) [16]:…”
Section: Low-voltage Ride-through Of the MMC Statcommentioning
confidence: 99%
“…Besides the dynamic interactions within CVG, the external control of CVG may also interact with the AFE through the dc link of grid emulators, and with the control dynamics of DUT, posing multifold challenges to the dynamics of grid emulators. In [12], [19], [20], it has been reported that an FRT test by CVG may result in the over-/ under-voltage at the common dc link, which can cause the overmodulation or even instability of CVG. In addition, the time delay involved in the digital control system can introduce a negative resistance into the output impedance of CVG and DUT, which may destabilize their interactions [3], [21].…”
Section: Introductionmentioning
confidence: 99%
“…This function shows the voltage disturbance area at the grid connection point that must be withstood by the facility. A capability that must not only be verified, but also certificated [12,13].…”
Section: Introductionmentioning
confidence: 99%