2019
DOI: 10.1109/led.2019.2890950
|View full text |Cite
|
Sign up to set email alerts
|

p-Type MOSFET Contact Resistance Improvement by Conformal Plasma Doping and Nanosecond Laser Annealing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
3
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
3
1
1

Relationship

0
5

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 11 publications
0
3
0
Order By: Relevance
“…Although DSA is efficient for activation of the dopants by SPER, the higher fluencies of NLA suggest super-activation of the dopants, via the formation of interfacial dopant-semiconductor metastable alloys [86][87][88][89]. It is also confirmed that NLA offers ~5% benefit over the DSA annealing process [90]. Moreover, NLA is a particularly promising technique for PMOS to achieve ρ c of mid-10 −10 Ω cm 2 due to Ge segregation at the SiGe surface during the laser-induced SPER/liquid phase epitaxial regrowth process [87,89].…”
Section: Transition From B To Ga In Tisi X Ge Y /P + -Sige Contactsmentioning
confidence: 69%
“…Although DSA is efficient for activation of the dopants by SPER, the higher fluencies of NLA suggest super-activation of the dopants, via the formation of interfacial dopant-semiconductor metastable alloys [86][87][88][89]. It is also confirmed that NLA offers ~5% benefit over the DSA annealing process [90]. Moreover, NLA is a particularly promising technique for PMOS to achieve ρ c of mid-10 −10 Ω cm 2 due to Ge segregation at the SiGe surface during the laser-induced SPER/liquid phase epitaxial regrowth process [87,89].…”
Section: Transition From B To Ga In Tisi X Ge Y /P + -Sige Contactsmentioning
confidence: 69%
“…Left: schematic Ge and Ga content profiles from EDS, Ga-content is scaled for better readability; right: Contact resistivity vs. Ga-fraction at the Ti/SiGe interface (18). Application to FinFET Device Structure A very similar approach was then applied to p-type finFET device (21). The simplified process flow is detailed in Figure 7 for conventional p-type finFET devices with replacement metal gate (RMG) scheme and in-situ Boron doped SiGe epi source/drain.…”
Section: Application To Patterned Structuresmentioning
confidence: 99%
“…8,24 In parallel, some reports can be found on a trial of integrating laser anneal into industrial transistors, especially to reduce the contact resistivity. 23,[25][26][27][28][29] In a real CMOS process, multilayered structures can be found everywhere. A typical one is a semiconductor material encapsulated by a dielectric thin film as found in the gate of transistor (i.e., Si gate with silicon dioxide (SiO 2 ) hard mask).…”
mentioning
confidence: 99%