2018
DOI: 10.1038/s41598-018-24004-y
|View full text |Cite
|
Sign up to set email alerts
|

Palladium gates for reproducible quantum dots in silicon

Abstract: We replace the established aluminium gates for the formation of quantum dots in silicon with gates made from palladium. We study the morphology of both aluminium and palladium gates with transmission electron microscopy. The native aluminium oxide is found to be formed all around the aluminium gates, which could lead to the formation of unintentional dots. Therefore, we report on a novel fabrication route that replaces aluminium and its native oxide by palladium with atomic-layer-deposition-grown aluminium oxi… Show more

Help me understand this report
View preprint versions

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

1
51
1

Year Published

2018
2018
2023
2023

Publication Types

Select...
8

Relationship

1
7

Authors

Journals

citations
Cited by 32 publications
(53 citation statements)
references
References 56 publications
1
51
1
Order By: Relevance
“…The sample is fabricated on an industrial 300 mm 28 Si wafer substrate. The device consists of a highly resistive n-doped silicon substrate, 1 µm of intrinsic natural silicon, a 100 nm thick 28 Si epilayer with 800 ppm residual 29 Si, covered by 10 nm of thermally grown SiO 2 . We define highly doped n ++ regions by P-ion implantation, activated by an anneal of 30 seconds at 1000 • C in a N 2 atmosphere.…”
Section: A Fabricationmentioning
confidence: 99%
“…The sample is fabricated on an industrial 300 mm 28 Si wafer substrate. The device consists of a highly resistive n-doped silicon substrate, 1 µm of intrinsic natural silicon, a 100 nm thick 28 Si epilayer with 800 ppm residual 29 Si, covered by 10 nm of thermally grown SiO 2 . We define highly doped n ++ regions by P-ion implantation, activated by an anneal of 30 seconds at 1000 • C in a N 2 atmosphere.…”
Section: A Fabricationmentioning
confidence: 99%
“…To achieve small gate pitches and high-density gate structures, multiple layers have to be aligned and electrically insulated [17,18]. Depending on the used material combination, strong variations in gate size and uncontrolled oxidation of the metal gates can lead to additional variations in the final gate structure [62]. Furthermore, multiple gate layers lead to differences in the controllability of the chemical potential depending on the applied voltages due to the different gate dielectric thicknesses above the silicon surface.…”
Section: High-density Spacer Gate Patterningmentioning
confidence: 99%
“…There are various methods for avoiding unintentional dots in a quantum dot system [10] and reducing strain from room temperature down to < 1 K [11]. Moreover, the modulation of the conduction band due to strain can also be compensated to a limited degree through variation of voltages applied to the gates [12,13].…”
Section: Introductionmentioning
confidence: 99%