2021
DOI: 10.1007/978-3-030-92124-8_12
|View full text |Cite
|
Sign up to set email alerts
|

Parallelized Sequential Composition and Hardware Weak Memory Models

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
6
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
5
1

Relationship

1
5

Authors

Journals

citations
Cited by 7 publications
(6 citation statements)
references
References 62 publications
0
6
0
Order By: Relevance
“…As we show elsewhere [11,12,14], the parameter can be instantiated to give the behaviour of hardware weak memory models, but in this paper we focus mostly on C's memory model, denoted formally by ' ', and the special cases of sequential and parallel composition. The ⊲ operator essentially allows the construction of a sequence of instructions that may be reordered under some circumstances, similar to a hardware pipeline.…”
Section: Syntax and Semantics Of A Language With Instruction Reorderingmentioning
confidence: 99%
See 4 more Smart Citations
“…As we show elsewhere [11,12,14], the parameter can be instantiated to give the behaviour of hardware weak memory models, but in this paper we focus mostly on C's memory model, denoted formally by ' ', and the special cases of sequential and parallel composition. The ⊲ operator essentially allows the construction of a sequence of instructions that may be reordered under some circumstances, similar to a hardware pipeline.…”
Section: Syntax and Semantics Of A Language With Instruction Reorderingmentioning
confidence: 99%
“…We now show how reordering according to the C memory model can be embedded into a more realistic imperative language that has conditionals and loops, based on the previously described wide-spectrum language IMP+pseq [11,12,14]. We give a small-step operational semantics and define trace equivalence for its notion of correctness.…”
Section: An Imperative Language With Reorderingmentioning
confidence: 99%
See 3 more Smart Citations