2004
DOI: 10.1016/j.jnoncrysol.2004.03.049
|View full text |Cite
|
Sign up to set email alerts
|

Pentacene thin film transistors on large area compatible gate dielectrics

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

1
21
0

Year Published

2005
2005
2021
2021

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 34 publications
(22 citation statements)
references
References 12 publications
1
21
0
Order By: Relevance
“…10.027 reported that larger grain size, and correlatively improved mobility, could be achieved by either decreasing the dielectric surface roughness or by modifying the pentacene deposition conditions and post-deposition treatments [4,17]. Moreover the use of polymeric dielectrics as polyvinylphenol (PVP) favors the formation of large grains, similarly to what obtained on smooth SiO 2 , which leads to enhanced performances [18]. However, some investigations reported improved electrical transport for reduced pentacene grain size when deposited on hydrophobic surface (h H 2 O > 90 ) as on octadecyltrichlorosilane (OTS) treated SiO 2 [4,19,20] or hydrophobic polymeric dielectric [13].…”
Section: Introductionmentioning
confidence: 99%
“…10.027 reported that larger grain size, and correlatively improved mobility, could be achieved by either decreasing the dielectric surface roughness or by modifying the pentacene deposition conditions and post-deposition treatments [4,17]. Moreover the use of polymeric dielectrics as polyvinylphenol (PVP) favors the formation of large grains, similarly to what obtained on smooth SiO 2 , which leads to enhanced performances [18]. However, some investigations reported improved electrical transport for reduced pentacene grain size when deposited on hydrophobic surface (h H 2 O > 90 ) as on octadecyltrichlorosilane (OTS) treated SiO 2 [4,19,20] or hydrophobic polymeric dielectric [13].…”
Section: Introductionmentioning
confidence: 99%
“…In order to reduce the density of grain boundaries, the active-layer deposition condition should be optimized to produce the grain size as large as possible, because the trapped charges at grain boundaries scatter the carrier transport and reduce the mobility [5]- [11]. Many materials are used as the SAM, such as cyanoethylpullulan (CYEPL) [12], polymethylmethacrylate (PMMA) [13], 2-Mercapto 5-nitrobenzimidazolem (MNB) [14], and octadecyltrichlorosilane (OTS) [15]. These materials generally made polycrystralline pentacene with large grain size and high structural order after treatment on dielectric, thus improving the mobility.…”
Section: Introductionmentioning
confidence: 99%
“…We consider that the PCBM agglomerated nanostructure could favor the reduction of grain boundaries, which consequently have been linked to improve the device performances. In addition, the surface topography also reveals that the growth of the pentacene thin films highly depend on the interface with material under deposited film [18][19][20]. …”
Section: B Pentacene Thin Film Growthmentioning
confidence: 99%