2015
DOI: 10.1049/el.2015.0576
|View full text |Cite
|
Sign up to set email alerts
|

Performance against implementation of digital backpropagation for high‐speed coherent optical systems

Abstract: The trade-off between transmission performance and hardware implementation in application-specific integrated circuits of digital backpropagation (DBP) in coherent 32 GBd polarisation-division multiplexing 16 quadrature amplitude modulation is analysed. The reach is optimised for different DBP implementations under constraints of 16 and 28 nm complementary metal-oxide-semiconductor (CMOS) technology digital signal processing (DSP) area.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
9
0
1

Year Published

2016
2016
2021
2021

Publication Types

Select...
6
3
1

Relationship

0
10

Authors

Journals

citations
Cited by 15 publications
(10 citation statements)
references
References 7 publications
0
9
0
1
Order By: Relevance
“…Fiber nonlinearities are a major limiting factor in today's fiber-optic communication links, and effective, implementable mitigation of nonlinear effects is therefore an important research topic. Digital back propagation (DBP) is one of the more popular digital signal processing (DSP) algorithms addressing the issue of fiber nonlinearities [1], and while there are a wealth of papers investigating different variations of DBP algorithms as well as their limitations in WDM systems (see [2] and its references), the only presented ASIC implementation uses high-level synthesis to estimate chip area [3], and does not analyze internal algorithm properties relevant to ASIC implementations.…”
Section: Introductionmentioning
confidence: 99%
“…Fiber nonlinearities are a major limiting factor in today's fiber-optic communication links, and effective, implementable mitigation of nonlinear effects is therefore an important research topic. Digital back propagation (DBP) is one of the more popular digital signal processing (DSP) algorithms addressing the issue of fiber nonlinearities [1], and while there are a wealth of papers investigating different variations of DBP algorithms as well as their limitations in WDM systems (see [2] and its references), the only presented ASIC implementation uses high-level synthesis to estimate chip area [3], and does not analyze internal algorithm properties relevant to ASIC implementations.…”
Section: Introductionmentioning
confidence: 99%
“…Transmission impairments and nonlinear effects are assumed to be compensated at the receiver (out of the scope of this work). Prior works address nonlinear impairments compensation [24], carrier recovery [25] and chromatic dispersion estimation and compensation [26]. Related works with additional details of the AN test-bed include SDN applications for advanced WSS-based equalization [27], joint optimization of EDFA and WSS [28] and overshoot suppression when undesired transient responses occur in optical networks composed of WSS-based ROADMs [29].…”
Section: A Optical Network Test-bed Overviewmentioning
confidence: 99%
“…Main drawback of these techniques is the high complexity requirement in practical implementation due to large number of iterations. [13].Various investigations have been done to minimize the complexity requirement [14][15][16] .Algorithms based on DSP with DBP-SSFM and DBP-VSNE have been investigated to reduce the complexity for fiber nonlinear impairment compensation. In spite of these investigations there are number of models developed in wireless communication which can be investigated in the optical systems to further reduce the complexity.…”
Section: Imentioning
confidence: 99%