Position-Based CMOS Charge Qubits for Scalable Quantum Processors at 4K

Staszewski, Robert Bogdan; Giounanlis, Panagiotis; Esmailiyan, Ali; Wang, Hongying; Bashir, Imran; Çetintepe, Çağrı; Andrade-Miceli, Dennis; Asker, Mike; Leipold, Dirk; Siriburanon, Teerachot; Sokolov, Andrii; Blokhina, Elena

doi:10.1109/iscas45731.2020.9180789

Cited by 11 publications

(4 citation statements)

References 25 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…For example, a capacitance of 10 aF (112 aF for the terminal QD when connected to the detector) exhibits the single-electron charging energy of 8 meV (0.7 meV), which is larger than the thermal energy of a single electron at 4 K, i.e., kT = 0.34 meV, where k is the Boltzmann's constant and T is the absolute temperature in kelvin. Higher single-electron potential charge energy prevents the electron from tunneling into the QD caused by thermal excitation [36].…”

Section: Overview Of Qda Structure For Charge Qubitsmentioning

confidence: 99%

See 1 more Smart Citation

Cryogenic Controller for Electrostatically Controlled Quantum Dots in 22-nm Quantum SoC

Staszewski

Esmailiyan²,

Wang

et al. 2022

IEEE Open J. Solid-State Circuits Soc.

Self Cite

View full text Add to dashboard Cite

We present a fully integrated cryogenic controller for electrostatically controlled quantum dots (QDs) implemented in a commercial 22-nm FD-SOI CMOS process and operating in a quantum regime. The QDs are realized in local well areas of transistors separated by tunnel barriers controlled by voltages applied to gate terminals. The QD arrays (QDA) are co-located with the control circuitry inside each quantum experiment cell, with a total of 28 of such cells comprising this system-on-chip (SoC). The QDA structure is controlled by small capacitive digital-to-analog converters (CDACs) and its quantum state is measured by a single-electron detector.The SoC operates at a cryogenic temperature of 3.4 K. The occupied area of each QD array is 0.7×0.4 µm 2 , while each QD occupies only 20×80 nm 2 . The low power and miniaturized area of these circuits are an important step on the way for integration of a large quantum core with millions of QDs, required for practical quantum computers. The performance and functionality of the CDAC are validated in a loop-back mode with the detector sensing the CDAC-compelled electron tunneling from the quantum point contact (QPC) node into the quantum structure. Position of the injected charge inside the QD array is intended to be controlled through the CDAC codes and programmable pulse width. Quantum effects are shown by an experimental characterization of charge injection and quantization into the QD array consisting of three coupled QDs. The charge can be transferred to a QD and sensed at the QPC, and this process is controlled by the relevant voltages and CDACs.Index Terms-Capacitive DAC (CDAC), charge qubits, cryo-CMOS, fully depleted silicon-on-insulator (FD-SOI), imposer, positionbased qubits, quantum computer (QC), quantum dot (QD), single-electron detector, single-electron injector. I. INTRODUCTIONQ UANTUM computing is a new paradigm that utilizes the fundamental principles of quantum mechanics, such as superposition, interference and entanglement [1], [2]. The range of complex problems from mathematics, chemistry and material science that could be solved with quantum computing is far beyond the reach of today's most powerful supercomputers. The potential is thus immense. Quantum bits (qubits), basic units of quantum information, operate at a molecular/atomic level. They are extremely fragile and difficult to manipulate and read out. Some quantum computer technologies, such as based on trapped ions and photons, do not require the equipment to be cryogenically cooled [3], [4], but the majority of qubits must operate under extremely low Manuscript received

show abstract

Section: Overview Of Qda Structure For Charge Qubitsmentioning

confidence: 99%

“…Fig.1. Perspective of a single-chip quantum computer (a), housed in a portable 4 K cryogenic cooler example (b)[36]. (c) Internal chamber of a dilution refrigerator in state-of-the-art quantum computers that typically occupy a two-story office.…”

mentioning

confidence: 99%

Cryogenic Controller for Electrostatically Controlled Quantum Dots in 22-nm Quantum SoC

Staszewski

Esmailiyan²,

Wang

et al. 2022

IEEE Open J. Solid-State Circuits Soc.

Self Cite

View full text Add to dashboard Cite

show abstract

“…However, due to decoherence of qubits, a quantum core or quantum processing unit (QPU) must operate at cryogenic temperatures, currently in the millikelvin region. Aiming to achieve massive scalability in the number of qubits while addressing the input/output (I/O) congestion and system complexity, one of the possible solutions is to employ position-based charge qubits in CMOS technology that can operate at 4 K [1], [2]. Moreover, external interconnections have to be minimized by embedding the control and detector circuitry inside the same QPU.…”

Section: Introductionmentioning

confidence: 99%

Cryogenic Low-Drop-Out Regulators Fully Integrated with Quantum Dot Array in 22-nm FD-SOI CMOS

Andrade-Miceli

Esmailiyan²,

Bisiaux

et al. 2021

2021 IEEE MTT-S International Microwave Symposium (IMS)

Self Cite

View full text Add to dashboard Cite

This briefpresents two monolithically integrated output-capacitor-less ("caples") low-drop-out (LDO) linear regulators implemented in 22-nm fully depleted silicon-on-insulator (FD-SOI) to support on-die scalable CMOS charge-based quantum processing unit (QPU). The proposed LDOs are used to regulate 0.8 V and 1.5 V input voltages for the programmable capacitive digital-to-analog converter (CDAC) and single-electron detector, respectively. Measured results show that both LDOs can maintain their respective output voltages with a maximum deviation <2% from ∼270 K down to ∼ 3.7 K.

show abstract

“…FIGURE 27: (a) Vision of a single-chip quantum computer first proposed in[188]. Each qubit is based on a QD array.…”

mentioning

confidence: 99%

CMOS Integrated Circuits for the Quantum Information Sciences

Anders

Babaie

Bardin

et al. 2023

IEEE Trans. Quantum Eng.

Self Cite

View full text Add to dashboard Cite

Over the past decade, significant progress in quantum technologies has been made and, hence, engineering of these systems has become an important research area. Many researchers have become interested in studying ways in which classical integrated circuits can be used to complement quantum mechanical systems, enabling more compact, performant, and/or extensible systems than would be otherwise feasible. In this article-written by a consortium of early contributors to the field-we provide a review of some of the early integrated circuits for the quantum information sciences. CMOS and BiCMOS integrated circuits for nuclear magnetic resonance, nitrogen-vacancy-based magnetometry, trapped-ion-based quantum computing, superconductor-based quantum computing, and quantum-dot based quantum computing are described. In each case, the basic technological requirements are presented before describing proof-of-concept integrated circuits. We conclude by summarizing some of the many open research areas in the quantum information sciences for CMOS designers.

show abstract

Position-Based CMOS Charge Qubits for Scalable Quantum Processors at 4K

Cited by 11 publications

References 25 publications

Cryogenic Controller for Electrostatically Controlled Quantum Dots in 22-nm Quantum SoC

Cryogenic Controller for Electrostatically Controlled Quantum Dots in 22-nm Quantum SoC

Cryogenic Low-Drop-Out Regulators Fully Integrated with Quantum Dot Array in 22-nm FD-SOI CMOS

CMOS Integrated Circuits for the Quantum Information Sciences

Contact Info

Product

Resources

About