2020
DOI: 10.1007/978-981-15-7130-5_54
|View full text |Cite
|
Sign up to set email alerts
|

Power Consumption Reduction in IoT Devices Through Field-Programmable Gate Array with Nanobridge Switch

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 15 publications
0
2
0
Order By: Relevance
“…Given the same model size, data, and computing power, the contextual representations learnt this way beat those trained by BERT. On the GLUE natural language understanding benchmark, an algorithm trained on one GPU for four days outperforms the state-of-the-art GPT (learned using 30 times more CPU) [ 25 ]. Regarding performance at scale, the technique is comparable to RoBERT and XLNet while utilising less than a quarter of their computation and surpassing them when using the same amount of computing [ 26 ].…”
Section: Proposed Methodologymentioning
confidence: 99%
“…Given the same model size, data, and computing power, the contextual representations learnt this way beat those trained by BERT. On the GLUE natural language understanding benchmark, an algorithm trained on one GPU for four days outperforms the state-of-the-art GPT (learned using 30 times more CPU) [ 25 ]. Regarding performance at scale, the technique is comparable to RoBERT and XLNet while utilising less than a quarter of their computation and surpassing them when using the same amount of computing [ 26 ].…”
Section: Proposed Methodologymentioning
confidence: 99%
“…The stateful temporal logic algebra system is realizable as a neuromorphic circuit built with the seven building blocks FA , LA , D , C , M , I , R and is implementable for various hardware target architectures. It is especially suited for implementation in CMOS (Nair et al, 2020 ; Han et al, 2021 ), FPGA (Yang et al, 2021a ), and quantum-based hardware (Varadarajan, 2014 ; Gonzalez-Raya et al, 2019 ; Hamilton et al, 2019 ; Shi et al, 2019 ; Lamata, 2020 ; Marković et al, 2020 ) as nanobridge atomic switch FPGAs (Demis et al, 2015 ; Sharma et al, 2021 ) superconducting accelerators (Tzimpragos et al, 2020 ; Vakili et al, 2020 ; Feldhoff and Toepfer, 2021 ), superconducting nanowires (Toomey et al, 2019 ), nanowire networks (Diaz-Alvarez et al, 2020 ; Kendall et al, 2020 ; Kuncic et al, 2020 ; Li et al, 2020 ; Milano et al, 2020 ; Dunham et al, 2021 ; Kendall, 2021 ) and memristors (Sanz et al, 2018 ; Woźniak et al, 2020 ).…”
Section: Discussionmentioning
confidence: 99%