Power gating technique for reducing leakage power in digital asynchronous GasP circuits

Tiwari, Rahul; Ranjan, Rakesh; Baig, MirzaNemath Ali; Sravya, Erukonda

doi:10.1109/icici.2017.8365345

Cited by 4 publications

(1 citation statement)

References 17 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…This is also a non-negligible shortcoming of GasP. Paper [19] introduces a new Power Gating technique for the GasP family to achieve power savings.…”

Section: Mesh Nocmentioning

confidence: 99%

A method of customizing GasP with logical effort

Wang,

Li,

et al. 2023

Eighth International Symposium on Advances in Electrical, Electronics, and Computer Engineering (ISAEECE 2023)

View full text Add to dashboard Cite

The GasP circuit is a high-speed controller that has been used more often in the field of asynchronous circuits. However, in the conventional GasP design method, the matching process of its internal delay lacks the consideration of the circuit application environment. In view of this, this paper proposes three delay adjustment methods by combining the usage scenario of the circuit and the logical effort. The method first adjusts the pulse width of the digital circuit, the ability to drive the DFF and the maximum equivalent frequency of the circuit, then customizes the delay and drive of the GasP, and finally verifies the performance with a NoC built with the GasP. The experimental results show that the maximum equivalent frequency of GasP can reach 2.28GHz in 110nm CMOS process, which is about 10 times of the classical synchronous design.

show abstract

“…This is also a non-negligible shortcoming of GasP. Paper [19] introduces a new Power Gating technique for the GasP family to achieve power savings.…”

Section: Mesh Nocmentioning

confidence: 99%