Speedam 2010 2010
DOI: 10.1109/speedam.2010.5542163
|View full text |Cite
|
Sign up to set email alerts
|

Power-stage frequency response cancellation of DC-DC converter with digital control

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2019
2019

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 8 publications
0
1
0
Order By: Relevance
“…The circuit parameters of the buck converter are as follows [6]: L = 220 μH, C = 330 μF, R o = 5 Ω, R L = 68 mΩ, R C = 25 mΩ, V in = 10 V, the switching frequency is f sw = 20 kHz, and the sensor gain is H s = 0.5, and the sampling time T s = 50 μs ( f s = f sw ). A well‐known pole‐zero cancellation method presented in [17, 18] is utilised to determine the PID gains ( i.e. q 0 , q 1 , and q 2 ).…”
Section: Procedures For Appropriate Selection Of Fpid Structures – Amentioning
confidence: 99%
“…The circuit parameters of the buck converter are as follows [6]: L = 220 μH, C = 330 μF, R o = 5 Ω, R L = 68 mΩ, R C = 25 mΩ, V in = 10 V, the switching frequency is f sw = 20 kHz, and the sensor gain is H s = 0.5, and the sampling time T s = 50 μs ( f s = f sw ). A well‐known pole‐zero cancellation method presented in [17, 18] is utilised to determine the PID gains ( i.e. q 0 , q 1 , and q 2 ).…”
Section: Procedures For Appropriate Selection Of Fpid Structures – Amentioning
confidence: 99%