12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'06)
DOI: 10.1109/rtas.2006.34
|View full text |Cite
|
Sign up to set email alerts
|

Predictable Interrupt Management for Real Time Kernels over conventional PC Hardware

Abstract: Abstract

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
54
0

Publication Types

Select...
4
4
1

Relationship

0
9

Authors

Journals

citations
Cited by 49 publications
(54 citation statements)
references
References 13 publications
0
54
0
Order By: Relevance
“…This can lead to a priority inversion problem, in which semantically LP interrupt handling can block the execution of a HP process. Towards addressing this problem in a real-time context, a couple of studies [1,6] propose the integration of interrupt handling and process scheduling into a single priority space, but in opposite ways. One approach [1] describes a mechanism to treat interrupt handlers as threads, and the other one [6] introduces a platform that manages threads through interrupt handling.…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…This can lead to a priority inversion problem, in which semantically LP interrupt handling can block the execution of a HP process. Towards addressing this problem in a real-time context, a couple of studies [1,6] propose the integration of interrupt handling and process scheduling into a single priority space, but in opposite ways. One approach [1] describes a mechanism to treat interrupt handlers as threads, and the other one [6] introduces a platform that manages threads through interrupt handling.…”
Section: Related Workmentioning
confidence: 99%
“…This can lead to priority inversion [1]. As an example, let us consider a network interface card (NIC) signaling an interrupt to notify an incoming network packet.…”
Section: Introductionmentioning
confidence: 99%
“…The high-priority task is interrupted by the timer interrupt, whose handler then checks which task is to be activated, and inserts this low-priority task into the ready queue. Thus, code is executed on behalf of a low-priority task while a high-priority task is running or ready to run; Leyva del Foyo et al coined the term rate-monotonic priority inversion for that phenomenon [5]. The priority inversion interruptions exhibited by the commercial AUTOSAR OS kernel are really heavy-weight: The corresponding handlers execute for 2,075 clock cycles each.…”
Section: ) Avoiding Unnecessary Irqsmentioning
confidence: 99%
“…While others have proposed methods to unify task and interrupt scheduling [10], or have considered bandwidth constraints on device driver execution [9], Quest attempts to combine both the prioritization of I/O events and budget limits for their handling with task scheduling. In doing so, we describe a method to integrate asynchronous event processing for both device interrupts and tasks waking up after the completion of blocking (e.g., I/O) operations.…”
Section: Related Workmentioning
confidence: 99%