Predictive Digital Current Programmed Control with Load Current Compensation for DC-DC Converters

Sevostyanov, Nikita A.; Gorbunov, Roman L.

doi:10.1109/edm49804.2020.9153509

Cited by 1 publication

(1 citation statement)

References 12 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The DPCC algorithm can effectively offset the effects of loop delays on converters' dynamic and static performance, which is one of the important research directions for investigating the digital control of DC-DC converters. Various research achievements have been obtained based on Buck, Boost, fly-back, fullbridge, and other converters, which further prove the effectiveness of predictive control algorithms [21][22][23].…”

Section: Introductionmentioning

confidence: 86%

Digital Predictive Current-Mode Control for Asymmetrical Half-Bridge LED Constant-Current Driver

et al. 2022

View full text Add to dashboard Cite

In this paper, we propose three advanced digital predictive current-mode control (DPCC) algorithms based on a simplified estimation method of duty cycle lost time for asymmetric half-bridge (AHB) LED constant-current driver. They are the digital predictive peak current mode control(DPPCC) algorithm based on leading-edge modulation, the digital predictive quasi-valley current mode control(DPqVCC) algorithm based on trailing-edge modulation, and the digital predictive quasi-average current mode control(DPqACC) algorithm based on double-edge modulation. Simulation and experimental results demonstrate that the three DPCC algorithms can effectively offset the effect of delay on digital control performance, which confirms the superiority of DPqACC. When the DPqACC is applied, the seriesload-jump transition times are below 4.5 ms, the maximum load adjustment rate is 0.5%/ V, and the output current can be tuned continuously between 0.3 A and 4.5 A with the longest transition time of 1 ms. Moreover, the three DPCC algorithms are capable of compensating for low-frequency ripples due to the rapid regulation speed of the inner loop. With the electrolytic capacitance removed without additional ripple compensation, the maximum peak-to-peak value of the low-frequency secondary ripple is 0.1163 A (2.91%) when the input isV and the output is 4 A. This approach provides an excellent solution for the digital design of low-ripple AC-DC LED constant-current drivers without electrolytic capacitance.INDEX TERMS asymmetric half-bridge; constant-current driver; estimation of duty cycle lost time; predictive quasi-average current mode; digital predictive current-mode control

show abstract

Section: Introductionmentioning

confidence: 86%