2008 IEEE International Conference on Semiconductor Electronics 2008
DOI: 10.1109/smelec.2008.4770283
|View full text |Cite
|
Sign up to set email alerts
|

Process simulation of trench gate and plate and trench drain SOI nLDMOS with TCAD tools

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2010
2010
2011
2011

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 4 publications
0
1
0
Order By: Relevance
“…Thus, it is featured of low on-state voltage drop, low on-state static resistor, and high off-state breakdown voltage. Moreover, it was proved feasible to fabricate in advanced SOI CMOS technologies by 2D TCAD simulation and its channel length could be controlled down to about 130 nm [22]. In order to improve latch-up immunity of SOI LIGBT further, we proposed a vertical gate (VG) RF SOI LIGBT structure based on all the achievements above as illustrated in Figure 7.…”
Section: Our Researches On Vertical Gate Soi Ldmos/ligbtmentioning
confidence: 99%
“…Thus, it is featured of low on-state voltage drop, low on-state static resistor, and high off-state breakdown voltage. Moreover, it was proved feasible to fabricate in advanced SOI CMOS technologies by 2D TCAD simulation and its channel length could be controlled down to about 130 nm [22]. In order to improve latch-up immunity of SOI LIGBT further, we proposed a vertical gate (VG) RF SOI LIGBT structure based on all the achievements above as illustrated in Figure 7.…”
Section: Our Researches On Vertical Gate Soi Ldmos/ligbtmentioning
confidence: 99%