Processor Enhancements for Media Streaming Applications

Abstract

Abstract. The development of more processing demanding applications on the Internet (video broadcasting) on one hand and the popularity of recent devices at the user level (digital cameras, wireless videophones, . . .) on the other hand introduce challenges at several levels. Today, such devices present processing capabilities and bandwidth settings that are inefficient to manage scalable QoS requirements in a typical media delivery framework. In this paper, we present an impact study of such a scalable data representation optimized for QoS (Matching Pursuit 3D algorithms) on processor architectures to achieve the best performance and power efficiency. A review of state of the art techniques for processor architecture enhancement let us expect promising opportunities from the latest developments in the reconfigurable computing research field. We present here the first design steps of an efficient reconfigurable coprocessor especially designed to cope with future video delivery and multimedia processing requirements. Architecture perspectives are proposed with respect to low development cost constraints, backward compatibilty and easy coprocessor usage using an original strategy based on a hardware/software codesign methodology.

Vision for liquid architecture

“…However, for soft-core processors used in the applications we consider, the coprocessor interface is useful from a development standpoint, but it stands in the way of high performance. For example, consider Figure 3, which shows a signal-processing (wavelet) application architecture [1] involving a coprocessor. The coprocessor is forced to obtain data (via DMA) from RAM.…”