Proposal for an input interface and multi‐output structures of all‐spin logic circuits based on magnetic tunnel junction

Wang, Sen; Zhang, Yongfeng; Wang, Xiaoyuan; Cong, Guotao; Zhang, Xiaoxu

doi:10.1049/iet-cds.2020.0112

Cited by 3 publications

(2 citation statements)

References 25 publications

(19 reference statements)

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Wang et al proposed a single-input single-fan-out (SISF) structure based on magnetic tunnel junctions (MTJ), which on the one hand can provide input signals for ASL circuits, and on the other hand, the structure effectively reduces the channel length by increasing the number of inputs, thus reducing the spin current dissipation in the channels [24]. Inspired by the above analysis, a 2-4 decoder based on ASL is proposed using SISF structure and 5-input minority gates.…”

Section: Introductionmentioning

confidence: 99%

Proposal of a 2-4 Decoder Based on All-spin Logic and Magnetic Tunnel Junction

Wang,

Zhang,

Shan

2024

Preprint

View full text Add to dashboard Cite

A 2–4 decoder based on all-spin logic (ASL) and magnetic tunnel junction (MTJ) is proposed. The proposed 2–4 decoder employs 5-input minority gates and single-input single-fan-out (SISF) structure. Meanwhile, the inverters are eliminated by initializing the magnetization of the MTJ fixed layer in different directions to realize the inputs of the original or inverse variables. To ensure that the proposed 2–4 decoder works properly, an asynchronous clock scheme is proposed, which divides the input signal into three phases and the operating voltage into two phases in one clock cycle. The operation of the proposed decoder is validated by the magnetization dynamics/spin transport self-consistent simulation framework, and the simulation results show that the delay and energy dissipation of the decoder are at the level of nanosecond and femtojoule, respectively. In addition, to illustrate the advantages of the 5-input minority gate, inverter-free structure, and SISF structures in the design of the proposed 2–4 decoder, a second 2–4 decoder is proposed using 3-input minority gates, inverters, and single-input multiple-fan-out structure. Compared with the second decoder, the layout area of the first decoder is reduced to 37.9%, the total channel length is reduced to 40.8%, the number of clock cycles is reduced to 1/3, and the energy dissipation is reduced by at least 3 orders of magnitude. Importantly, the design methods used in this work, such as multi-input minority gates, SISF structure, and inverter-free structure, provide an interesting approach for designing large-scale ASL logic circuits.

show abstract

Section: Introductionmentioning

confidence: 99%

Proposal of a 2-4 Decoder Based on All-spin Logic and Magnetic Tunnel Junction

Wang,

Zhang,

Shan

2024

Preprint

View full text Add to dashboard Cite

show abstract

“…But, fortunately, ASLD does not need extra hardware for implementing spin-charge conversion repeatedly, because spin is used at every stage of information processing, transfer, and storage [8]. Thus, ASLD is relatively simpler than other spintronic devices in structure and has been widely studied in the aspects of device switching mechanism [9][10][11], material and structural optimization [12][13][14][15][16][17][18][19][20][21][22][23], and circuit design [24][25][26].…”

Section: Introductionmentioning

confidence: 99%

Proposal for a spin logic device based on magneto‐electric effect and spin Hall effect

Wang

Zhang

et al. 2023

Micro & Nano Letters

Self Cite

View full text Add to dashboard Cite

Based on magneto-electric (ME) effect and spin Hall effect (SHE), the authors propose a novel spin logic device named MESH-SLD. In MESH-SLD, the charge current is transmitted in the channel by employing inverse SHE, which solves the dissipation problem of spin current in the channel of all-spin logic device (ASLD). By using a magnetizationdynamics/spin-transport hybrid model, the authors have investigated the influence of working voltage, channel lengths, and materials on the performance of the MESH-SLD. And the simulation results show that the energy dissipation of the MESH-SLD only increases approximately linearly with the increase of channel length, while the switching delay remains almost unchanged. In addition, with the increase of the spin Hall angle of the channel material, the energy dissipation and the minimum working voltage of the MESH-SLD decrease significantly. Most importantly, compared with conventional ASLD, the proposed MESH-SLD improve the switching delay and the energy dissipation by about 2.5 times and 851.8 times, respectively.

show abstract