2022
DOI: 10.1109/ted.2021.3134137
|View full text |Cite
|
Sign up to set email alerts
|

Pt/Al2O3/TaO X /Ta Self-Rectifying Memristor With Record-Low Operation Current (<2 pA), Low Power (fJ), and High Scalability

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
19
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
7

Relationship

3
4

Authors

Journals

citations
Cited by 20 publications
(19 citation statements)
references
References 28 publications
0
19
0
Order By: Relevance
“…2C. Commonly, the SRMs exhibit forming-free characteristics (27)(28)(29)(30)(31)(32)(33)(34)(35) similar to the proposed SRM cell, as shown in Fig. 2D.…”
Section: Characteristics Of the Srm Arraymentioning
confidence: 53%
See 1 more Smart Citation
“…2C. Commonly, the SRMs exhibit forming-free characteristics (27)(28)(29)(30)(31)(32)(33)(34)(35) similar to the proposed SRM cell, as shown in Fig. 2D.…”
Section: Characteristics Of the Srm Arraymentioning
confidence: 53%
“…Owing to its self-rectifying nature, the SRM can substantially outperform other nonvolatile memories, such as the phase-change memory (PCM) and resistive random-access memory (ReRAM), for high-density integration without additional selective devices [4F 2 footprint and prominent three-dimensional (3D) scalability]. Moreover, with their ultralow operating current (down to picoampere level), SRM shows great potential to construct energy-efficient mIMC systems for data-intensive tasks (27)(28)(29)(30)(31)(32)(33). Our SRM cells were fabricated with a vertical stack structure of Pt/HfO 2 /TaO x /Ta (Fig.…”
Section: Characteristics Of the Srm Arraymentioning
confidence: 99%
“…Besides, the scalability of the SRM array is typically evaluated by adopting a one-bitline pull-up approach to simplify the circuit model of the crossbar array in the V read /2 operation mode. [40,81,82,92,95,99,106,107] Figure 3a shows the circuit schematic illustration of an N × N (N ≥ 2) crossbar array, and its equivalent simplified circuit is displayed in Figure 3b. The maximum array size (i.e., scalability) on the premise of a 10% read margin in the worst case scenario is obtained by simulation with the corresponding formulas.…”
Section: State-of-the-art Srmsmentioning
confidence: 99%
“…Year 2019 [11] 2020 [45]2021 [46] 2021 [47] 2020 [48] 2013 [49] 2021 [50] 2021 [51] accumulation that leads to the drawbacks of large variation, long latency, and limited lifetime. Other nonlinear devices, like self-rectifying memristors, are candidates with 3D integration potential [25,51,52]. However, a dense oxide tunneling or barrier layer introduced to provide reverse rectification usually leads to a significant increase in the operating voltage (exceeding 5 V or even 10 V), and thus unfavorable power consumption.…”
Section: Special Typementioning
confidence: 99%