2015
DOI: 10.1109/tim.2014.2366275
|View full text |Cite
|
Sign up to set email alerts
|

Rapid Tracking of Grid Variables Using Prefiltered Synchronous Reference Frame PLL

Abstract: For synchronization applications, synchronous reference frame (SRF) phase-locked loop (PLL) is widely deployed. Its performance is excellent when the input voltage consists of only fundamental positive sequence (FPS) component. If the grid voltage is unbalanced or polluted with harmonics and dc offset, its performance degrades. Many modifications were proposed to address this issue. However, the removal of dc offset and fundamental negative sequence (FNS) component without compromising the dynamic performance … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
26
0

Year Published

2016
2016
2022
2022

Publication Types

Select...
9
1

Relationship

0
10

Authors

Journals

citations
Cited by 42 publications
(26 citation statements)
references
References 42 publications
0
26
0
Order By: Relevance
“…There are different ways to implement a type-1 SRF-PLL. The easiest method is to replace the PI controller in the conventional SRF-PLL with a simple gain [58], [119]. Alternative approaches are using lag filters or laglead filters as the LF is the conventional SRF-PLL [8], [15], [68], [69], [119].…”
Section: A Type-1 Pllsmentioning
confidence: 99%
“…There are different ways to implement a type-1 SRF-PLL. The easiest method is to replace the PI controller in the conventional SRF-PLL with a simple gain [58], [119]. Alternative approaches are using lag filters or laglead filters as the LF is the conventional SRF-PLL [8], [15], [68], [69], [119].…”
Section: A Type-1 Pllsmentioning
confidence: 99%
“…The 'DP' represents the decoupling transfer function. The expressions of v α and v β are shown in (13). Fig.…”
Section: Mplc-pllmentioning
confidence: 99%
“…advanced pre-filtering techniques, most available SRF-PLL structures are not able to achieve a dynamic response faster than 20 ms. One exception could be a type-1 PLL, which only utilizes one integrator by eliminating the internal PI controller. This controller possess fast dynamic behaviour but is unable to track the grid during any frequency drifts due to the elimination of the PI controller [12]. Instead of attenuating unwanted effects from the input using filters, which decrease the dynamic performance, a delayed signal cancellation method can be used, which block certain signals rather than attenuating them [13].…”
Section: Introductionmentioning
confidence: 99%