2022
DOI: 10.1109/jlt.2021.3128490
|View full text |Cite
|
Sign up to set email alerts
|

Real-Time FPGA Investigation of Interplay Between Probabilistic Shaping and Forward Error Correction

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
7
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 17 publications
(7 citation statements)
references
References 35 publications
0
7
0
Order By: Relevance
“…We consider the generalized mutual information (GMI) as main physical layer performance metric. GMI has demonstrated its effectiveness in providing the most resilient predictions for post-FEC BER, especially when using soft-decision FEC across different constellation sizes and particularly in systems utilizing uniform square quadrature amplitude modulation (QAM) [16][17] [18]. It is computed as:…”
Section: Physical Layer Performance Emulationmentioning
confidence: 99%
See 2 more Smart Citations
“…We consider the generalized mutual information (GMI) as main physical layer performance metric. GMI has demonstrated its effectiveness in providing the most resilient predictions for post-FEC BER, especially when using soft-decision FEC across different constellation sizes and particularly in systems utilizing uniform square quadrature amplitude modulation (QAM) [16][17] [18]. It is computed as:…”
Section: Physical Layer Performance Emulationmentioning
confidence: 99%
“…The rate of the code (๐‘… 0 ) is 111/128 = 0.867. [18] gives a detailed evaluation of oFEC performance through a real-time implementation and provides as well as performance predictor the corresponding NGMI.…”
Section: Physical Layer Performance Emulationmentioning
confidence: 99%
See 1 more Smart Citation
“…ZTE has presented many impressive FPGA-based FEC experiments over the years. For example, FEC solutions for OIF-800GZR have been evaluated using a large number of FPGAs to reach very low BERs within short run-times [10]. Here, a complete transmitter is implemented on FPGAs, to generate a pseudo-random input bitstream, perform FEC encoding, interleaving and symbol mapping.…”
Section: B Similar Approachesmentioning
confidence: 99%
“…However, it is not yet commonly implemented in commercial systems. One of the reasons for this is that the approach is not yet mature with virtually no hardware prototypes demonstrating constellation shaping and its performance in realistic transmission systems [3][4][5]. In addition, the existing literature is focused on the implementation of the DSP chain components related to constellation shaping, such as constellation demappers and distribution matchers.…”
Section: Innovationmentioning
confidence: 99%