1991
DOI: 10.1016/0167-9317(91)90136-2
|View full text |Cite
|
Sign up to set email alerts
|

Realization of deep-submicron MOSFETS by lateral etching

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
7
0

Year Published

2002
2002
2013
2013

Publication Types

Select...
5
1
1

Relationship

0
7

Authors

Journals

citations
Cited by 9 publications
(7 citation statements)
references
References 0 publications
0
7
0
Order By: Relevance
“…All these processes have the advantage of reducing the gate length without increasing the complexity of the lithography requirements. Studies have shown that resist trimming is both reproducible and uniform, and could be a viable technique for deep submicron device manufacturing (Baker et al, 2000;Burmester et al, 1991;Chung et al, 1988;Ono et al, 1995). It is worth noting that the etching is on the top-down direction of the feature, whereas the trimming is the etching on the lateral side of the device.…”
Section: Introductionmentioning
confidence: 98%
See 1 more Smart Citation
“…All these processes have the advantage of reducing the gate length without increasing the complexity of the lithography requirements. Studies have shown that resist trimming is both reproducible and uniform, and could be a viable technique for deep submicron device manufacturing (Baker et al, 2000;Burmester et al, 1991;Chung et al, 1988;Ono et al, 1995). It is worth noting that the etching is on the top-down direction of the feature, whereas the trimming is the etching on the lateral side of the device.…”
Section: Introductionmentioning
confidence: 98%
“…Similar techniques to reduce the linewidth of the masking materials have also been described as "photoresist ashing" (Chung et al, 1988), "oxide lateral etching" (Burmester et al, 1991), or "resist thinning" (Lee et al, 1997;Nakao et al, 2000;Ono et al, 1995), and have been successfully used to fabricate n-type metal-oxide-semiconductor field effect transistors (MOSFETs) with effective channel length as small as 40 nm using deep ultraviolet (DUV) lithography (Ono et al, 1995). All these processes have the advantage of reducing the gate length without increasing the complexity of the lithography requirements.…”
Section: Introductionmentioning
confidence: 98%
“…For example, multiple patterning, 13 spacer patterning, 14,15 and cutting 16 have made it possible to reduce the pitch between patterns, whereas photoresist trimming, 17,18 hard mask trimming, 19 and capping layer 20 aim at reducing critical dimensions (CDs). In this work, we have considered using an amorphous carbon hard mask 21 capped by a thin silicon oxide layer 20,22 in order to maximize CD reduction by suppressing photoresist thickness limitations.…”
Section: Introductionmentioning
confidence: 99%
“…The technique has been successfully employed to fabricate metal-oxide-semiconductor field-effect transistors (MOSFETs) with effective channel lengths as small as 40 nm using DUV lithography . Similar techniques to reduce the line width of the masking materials have also been described as photoresist ashing, , oxide lateral etching, or resist thinning ,, processes. All of these processes have the advantage of reducing the gate length without increasing the complexity of the lithography requirements.…”
Section: Introductionmentioning
confidence: 99%