2021
DOI: 10.3329/jsr.v13i1.47766
|View full text |Cite
|
Sign up to set email alerts
|

Realization of Inverse Active Filters Using Single Current Differencing Buffered Amplifier

Abstract: The authors introduce a new single current differencing buffered amplifier (CDBA) based inverse filter configuration. By appropriate selection of admittances, different inverse filter circuits like inverse high-pass (IHP) circuit, inverse low-pass (ILP) circuit, inverse band-reject (IBR) circuit and inverse band-pass (IBP) circuit can be realized from the same configuration. The capacitors used here are grounded/virtually grounded for all the realizations. The performances of the proposed filters have been jud… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
2
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
2
2

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(5 citation statements)
references
References 14 publications
0
2
0
Order By: Relevance
“…The theoretical interpretation of the proposed fourth‐order inverse‐filter configurations is validated by SPICE simulation performed by 180 nm CMOS technology parameters. The first part of verification uses PSPICE simulation in which Figure 2A for CMOS CDBA 34 is used with I B1 = I B2 = I B3 = 56 μA, I B4 = 84 μA, supply voltage V DD = V SS = ±0.6 V, and bias voltage V B1 = 0.45 V. The passive component values are listed in Table 4. The cutoff frequency for the proposed FO‐ILPF, FO‐IBPF, and FO‐IAPF are considered 10 kHz.…”
Section: Simulation Results Verificationmentioning
confidence: 99%
See 2 more Smart Citations
“…The theoretical interpretation of the proposed fourth‐order inverse‐filter configurations is validated by SPICE simulation performed by 180 nm CMOS technology parameters. The first part of verification uses PSPICE simulation in which Figure 2A for CMOS CDBA 34 is used with I B1 = I B2 = I B3 = 56 μA, I B4 = 84 μA, supply voltage V DD = V SS = ±0.6 V, and bias voltage V B1 = 0.45 V. The passive component values are listed in Table 4. The cutoff frequency for the proposed FO‐ILPF, FO‐IBPF, and FO‐IAPF are considered 10 kHz.…”
Section: Simulation Results Verificationmentioning
confidence: 99%
“…The proposed design uses less number of transistors compared to the published design in Ref. [23][24][25][27][28][29][30][31][32][33][34].…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Thus, theoretically, all these cases represent unstable systems. Now, the fact that a number of authors have come up with first-order inverse all-pass filter [10,19,33], second order IHP [1,9,[11][12][13][14][15][16][17][18]20,22,23,27,28,30,32,35,36,[39][40][41][42][43], IBR [11,12,15,17,22,24,25,27,29,32,35,36] and IAP [8,9,24,27,29] filters, it is a matter of curiosity as to how the observance of instability was not reported by any of them. There could be two possible reasons for this:…”
Section: Stability Considerationsmentioning
confidence: 99%
“…While most of the works described above require two CDBAs, a single-CDBA-based inverse filter structure was proposed in [32] by Paul, Roy and Pal. However, out of the four types of filters realizable (ILP, IBP, IHP, IBR), only the ILP is realizable canonically; all others require three capacitors and, hence, are non-canonic.…”
Section: Inverse Active Filters Employing Cdbamentioning
confidence: 99%