2015 ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS) 2015
DOI: 10.1109/ancs.2015.7110115
|View full text |Cite
|
Sign up to set email alerts
|

Recent trends in virtual network functions acceleration for carrier clouds

Abstract: In this keynote we will present the latest trends in deploying Virtual Network Functions (VNF) for Carrier Networks. The discussion will address the challenges that operators face and their different approaches when virtualizing mobile and fixed networking applications, including EPG, BNG and many others. In addition we will highlight the latest developments in VNF acceleration, including potential acceleration targets and their locations in the Carrier Datacenter. And in conclusion explore the needs of a comm… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2016
2016
2018
2018

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 0 publications
0
2
0
Order By: Relevance
“…In FPGA box, both OpenFunction script and pseudo language are translated to the special C/C++ code: the specification is translated to the top level block (composed by a call graph among low level blocks), while each pseudo language based action definition is translated to a low level block. The translation of data plane IPSEC specification (Algorithm 1) as shown in Algorithm 6, requires (1) defining the inter-link between functional actions (i.e., [5][6][7][8][9][10][11][12][13][14][15][16][17][18][19][20]; and (2) using direct function calls to represent actions (e.g., . Note that in FPGA platform, we implement all parameters as action attributes, which are controlled by its corresponding CP process.…”
Section: Script Supportmentioning
confidence: 99%
See 1 more Smart Citation
“…In FPGA box, both OpenFunction script and pseudo language are translated to the special C/C++ code: the specification is translated to the top level block (composed by a call graph among low level blocks), while each pseudo language based action definition is translated to a low level block. The translation of data plane IPSEC specification (Algorithm 1) as shown in Algorithm 6, requires (1) defining the inter-link between functional actions (i.e., [5][6][7][8][9][10][11][12][13][14][15][16][17][18][19][20]; and (2) using direct function calls to represent actions (e.g., . Note that in FPGA platform, we implement all parameters as action attributes, which are controlled by its corresponding CP process.…”
Section: Script Supportmentioning
confidence: 99%
“…The functions and requirements of packet processing are significantly different from those of general computing. Such differences warrant a wide variety of specialized hardware acceleration technologies such as ASIC chips and Network Processing Units (NPU), which typically have a 10-50 times performance improvement over commodity server based solutions [6]. This partially explains that market has been in favor of the closed-but-fast model, which uses proprietary hardware platform with fast packet processing capability, over the open-but-slow model, which uses commodity servers with slow packet processing capability.…”
Section: Introductionmentioning
confidence: 99%