2019 IEEE Intl Conf on Dependable, Autonomic and Secure Computing, Intl Conf on Pervasive Intelligence and Computing, Intl Conf 2019
DOI: 10.1109/dasc/picom/cbdcom/cyberscitech.2019.00119
|View full text |Cite
|
Sign up to set email alerts
|

Reconfigurable Fault-Safe Processor Platform Based on RISC-V for Large-Scaled IoT-Driven Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
2
2

Relationship

3
1

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 12 publications
0
3
0
Order By: Relevance
“…Therefore, it is important to reduce the pre-configuration time overhead, because pre-configuration requires the same time as an L1-miss but takes a large portion of the communication. Based on our previous work, if we store the partial bitstream at the edge and reconfigure it directly on the edge, the edge will be able to complete the reconfiguration in a very short time without server access [45]. Therefore, t pre of Equation (2) can be converged to almost 0, and the total reconfiguration time overhead can be close to 0 depending on the accuracy of the bitstream caching prediction.…”
Section: Discussionmentioning
confidence: 99%
“…Therefore, it is important to reduce the pre-configuration time overhead, because pre-configuration requires the same time as an L1-miss but takes a large portion of the communication. Based on our previous work, if we store the partial bitstream at the edge and reconfigure it directly on the edge, the edge will be able to complete the reconfiguration in a very short time without server access [45]. Therefore, t pre of Equation (2) can be converged to almost 0, and the total reconfiguration time overhead can be close to 0 depending on the accuracy of the bitstream caching prediction.…”
Section: Discussionmentioning
confidence: 99%
“…Several types of research have been conducted on combining high-level language written system emulator and clock-level RTL simulation [10]- [13]. Xilinx's open source LibSystemCTLM-SoC library [14] enables co-simulation between QEMU and RTL.…”
Section: Related Workmentioning
confidence: 99%
“…This paper extended from our previous work. Our first research represented our initial concept as a reconfigurable fault-safe processor platform [ 17 ]. Our second approach related to on-demand software replacement represents the possibility for real-time on-demand hardware execution [ 18 ].…”
Section: Introductionmentioning
confidence: 99%