Reconfigurable Hardware Applied to Holographic Reconstruction

Veitch, Richard; Hendry, D.; Watson, John

doi:10.1109/oceanse.2007.4302429

Cited by 6 publications

(2 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The architectures in [2,3,10] are designed based on the convolution approach. The work in [4] implements the angular spectrum method in hardware. The study in [5] realizes the Fresnel transform architecture.…”

Section: Introductionmentioning

confidence: 99%

Low Cost FPGA Implementation of Fresnel Transform for Digital Holography

Chen¹,

Shih²,

Hwang³

et al. 2016

World Congress on Electrical Engineering and Computer Systems and Science

View full text Add to dashboard Cite

A novel FPGA architecture is presented for fast three-dimensional (3D) image reconstruction of digital holograms in this paper. The architecture is based on Fresnel transform for the 3D rendering. The implementation features low on-chip hardware resource consumption for the large size digital holograms. It uses the off-chip memory for buffering the intermediate results for subsequent computation. The adoption of the off-chip memory is realized in a network-on-chip (NOC) platform for efficient data accessing.

show abstract

Section: Introductionmentioning

confidence: 99%

Low Cost FPGA Implementation of Fresnel Transform for Digital Holography

Chen¹,

Shih²,

Hwang³

et al. 2016

World Congress on Electrical Engineering and Computer Systems and Science

View full text Add to dashboard Cite

show abstract

“…Thus real-time hologram reconstruction could be achieved with 20 fps. Veitch et al [181] were also involved in using an FPGA for holographic reconstruction and designed a pipelined implemented to measure a cantilever as a real-time application. Buckley [187] proposed a real-time error diffusion algorithm to enhance the SNR in a holographic projection system.…”

Section: Field Programmable Gate Arrays (Fpgas)mentioning

confidence: 99%

A high-speed accurate system for phase denoising and unwrapping

Gao¹

View full text Add to dashboard Cite

Two-dimensional (2-D) fringe pattern analysis algorithms have been developed for several decades. They impel the frontier interferometric techniques such as synthetic aperture radar, interferometric synthetic aperture sonar, magnetic resonance imaging, diffraction tomography and optical measurement being widely used in more and more measurement applications. Due to the factors such as noises caused by acquisition mechanism and speckle effect, subsampling, and long discontinuities, the modern 2-D fringe analysis algorithms for phase denoising and unwrapping are complicated and usually time consuming. The windowed Fourier transform (WFT) based algorithms including the windowed Fourier filtering (WFF) and the windowed Fourier ridges (WFR) are among the effective fringe analysis algorithms. Along with quality-guided phase unwrapping algorithm, the WFT based algorithms can successfully reconstruct the phase by removing the noises and effectively identify the long discontinuities in the fringe patterns. Despite the merits of the WFR algorithm, a small phase bias is produced by the WFR algorithm for phase estimate. In this dissertation, phase compensation methods are proposed for the WFR algorithm, which is denoted as the WFRC algorithm. Then the theoretical MSEs for local frequency and phase estimates by the WFRC algorithm are derived in the first order perturbation perspective and compared with the corresponding Cramér-Rao bounds to show the efficiency of the proposed algorithm. Another drawback of the WFT-based algorithms is their long computation time, prohibiting them from real-School of Computer Engineering XVI | P a g e time applications. However, the WFT-based algorithms are highly parallelizable, which implies the potential of being efficiently accelerated by the modern parallel computing hardware. Thus in this thesis we explore using parallel hardware to accelerate the WFTbased algorithms and propose a high-speed heterogeneous system based on multicore CPU and graphics processing units for phase denoising and unwrapping using the two algorithms. The system can be easily integrated into a fringe analysis system.

show abstract

Parallel computing in experimental mechanics and optical measurement: A review

Gao

Kemao

2012

Optics and Lasers in Engineering

View full text Add to dashboard Cite

Reconfigurable Hardware Applied to Holographic Reconstruction

Cited by 6 publications

References 4 publications

Low Cost FPGA Implementation of Fresnel Transform for Digital Holography

Low Cost FPGA Implementation of Fresnel Transform for Digital Holography

A high-speed accurate system for phase denoising and unwrapping

Parallel computing in experimental mechanics and optical measurement: A review

Contact Info

Product

Resources

About