2016
DOI: 10.4018/978-1-5225-0299-9.ch005
|View full text |Cite
|
Sign up to set email alerts
|

Reconfigurable Virtual Instrumentation Based on FPGA for Science and High-Education

Abstract: In this chapter we will show how modern FPGA offers the possibility of implementing Reconfigurable Virtual Instrumentation, a new kind of electronic instrumentation which generates interesting opportunities for regular users but that also poses several technical challenges for advanced users and instrument developers. We will analyze some of the main problems and we will give some ideas and possible strategies to deal with them. In order to put the subject in the right context we will review some general conce… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
2
1
1
1

Relationship

2
3

Authors

Journals

citations
Cited by 5 publications
(2 citation statements)
references
References 14 publications
0
2
0
Order By: Relevance
“…For starters, the HDL code can be developed in any language or tool that outputs VHDL or Verilog, which are the only two supported languages for hardware synthesis in the case of Vivado [32]. The methodology of SoC-FPGA implementation follows the principles described in [36], where the communication block (ComBlock) [37] is used as a bridge between user reconfigurable logic and the CPU, abstracting all the details of the interconnect. By abstracting the interface details, the ComBlock provides a compatibility layer consisting of registers, FIFOs, and a dual-port RAM allowing to facilitate design portability.…”
Section: Softwarementioning
confidence: 99%
“…For starters, the HDL code can be developed in any language or tool that outputs VHDL or Verilog, which are the only two supported languages for hardware synthesis in the case of Vivado [32]. The methodology of SoC-FPGA implementation follows the principles described in [36], where the communication block (ComBlock) [37] is used as a bridge between user reconfigurable logic and the CPU, abstracting all the details of the interconnect. By abstracting the interface details, the ComBlock provides a compatibility layer consisting of registers, FIFOs, and a dual-port RAM allowing to facilitate design portability.…”
Section: Softwarementioning
confidence: 99%
“…ICTP, in partnership with the International Atomic Energy Agency (IAEA), [2] has organized for the last decade annual schools and workshops on Field Programmable Gate Array (FPGA) and fully programmable System-on-Chip (SoC) devices, as well as their applications for advanced scientific instrumentation [3][4][5]. These activities are normally face-to-face training events held at the ICTP premises and are open to scientists from different parts of the world.…”
Section: Introductionmentioning
confidence: 99%