2019
DOI: 10.1049/iet-epa.2019.0181
|View full text |Cite
|
Sign up to set email alerts
|

Reducing root‐mean‐square current stress on the DC link capacitor of a five‐phase electric drive through multiple carrier pulse‐width modulation technique

Abstract: This study investigates the angle of phase shift between interleaved carriers in pulse-width modulation, as an additional design parameter to reduce the DC link stress of a five-phase drive. Several phase shift strategies are studied and defined with a focus on the DC link root-mean-square current. The effect of adjusting the phase shift between interleaved carriers on the DC link stress is analysed and a general mathematical model is proposed to estimate the effect for any phase shift strategy. The trends pre… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2023
2023
2023
2023

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 22 publications
0
2
0
Order By: Relevance
“…It is evident from Figure 1a that the current fluctuations of dc-link capacitor is determined by the switching states of VSI because the dc-link capacitors between the batteries and switching devices provide a low impedance passage, through which the large harmonic current caused by the high-frequency switching events can flow. Thus, in order to improve the service-life of dc-link electrolytic capacitors, various dc-link capacitor current fluctuations reduction methods based on the modified PWM sequences have attracted considerable research over recent years [8][9][10][11][12][13][14][15][16].…”
Section: Introductionmentioning
confidence: 99%
“…It is evident from Figure 1a that the current fluctuations of dc-link capacitor is determined by the switching states of VSI because the dc-link capacitors between the batteries and switching devices provide a low impedance passage, through which the large harmonic current caused by the high-frequency switching events can flow. Thus, in order to improve the service-life of dc-link electrolytic capacitors, various dc-link capacitor current fluctuations reduction methods based on the modified PWM sequences have attracted considerable research over recent years [8][9][10][11][12][13][14][15][16].…”
Section: Introductionmentioning
confidence: 99%
“…Continuous SVPWM (CSVPWM) and Discontinuous SVPWM (DSVPWM) have been discussed in [23], [24], and [25] increasing the lifespan of the associated transistors and DC link capacitors. The DC current stress has been addressed in [26] through multi-carrier technique, in [27] and [28] through CMV(Common mode voltage), and using a novel switching pattern in [29], [30], and [31].…”
Section: Introductionmentioning
confidence: 99%