2006
DOI: 10.1002/bltj.20183
|View full text |Cite
|
Sign up to set email alerts
|

Reliability growth and forecasting for critical hardware through accelerated life testing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
16
0

Year Published

2009
2009
2022
2022

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 17 publications
(16 citation statements)
references
References 7 publications
0
16
0
Order By: Relevance
“…Although some facets of this approach were taken from multiple sources, such as Crow 3 , Levitin 1 , and Acevedo et al 4 , new aspects were used in developing this four-phase approach: component-level testing (including HALT), parallel testing, mechanical design margin testing and RET at the product-level testing phase. These additional aspects are (i) Component-level testing performed as much as possible as soon as hardware was available as recommended by Crow 3 and referenced as well by Levitin 1 ; (ii) Parallel testing at the component level performed based on hardware availability to uncover issues and reduce total testing time in the schedule; (iii) Non-operating testing on mechanical assemblies incorporated to determine design margin; (iv) HALT techniques at the component-level testing used with fixturing to replace any components that were not available as defined in Acevedoet al 4 and (v) The RET methodology was used as described in Case 9 and also supported by Walls et al 10 .…”
Section: Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…Although some facets of this approach were taken from multiple sources, such as Crow 3 , Levitin 1 , and Acevedo et al 4 , new aspects were used in developing this four-phase approach: component-level testing (including HALT), parallel testing, mechanical design margin testing and RET at the product-level testing phase. These additional aspects are (i) Component-level testing performed as much as possible as soon as hardware was available as recommended by Crow 3 and referenced as well by Levitin 1 ; (ii) Parallel testing at the component level performed based on hardware availability to uncover issues and reduce total testing time in the schedule; (iii) Non-operating testing on mechanical assemblies incorporated to determine design margin; (iv) HALT techniques at the component-level testing used with fixturing to replace any components that were not available as defined in Acevedoet al 4 and (v) The RET methodology was used as described in Case 9 and also supported by Walls et al 10 .…”
Section: Resultsmentioning
confidence: 99%
“…Utilizing the concept of ALT, as described by Acevedo et al 4 , served to reduce the amount of time necessary to obtain the data needed to ensure compliance to the requirements. Acevedo used this methodology for two different testing efforts and it was incorporated into this approach.…”
Section: Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…This model is interesting particularly when the performance of component depends from thermo-physical and chemical conditions. Acevedo et al [19] apply Arrhenius model in ALT analyses on the RF power amplifiers. Another common used life-stress relationship is the Inverse Power Law.…”
Section: Introductionmentioning
confidence: 99%
“…Feinberg provided closed‐form equations to incorporate ALT with the Crow‐AMSAA model by using a constant time scaling factor that captures the equivalence between the testing times under the normal and harsher‐than‐normal conditions. Feinberg's ALT‐extended Crow‐AMSAA model has been applied in industry for relatively simple electronic components . Although constant time scaling is mathematically convenient, concerns about its practicality motivate the development of various parametric and nonparametric acceleration models for determining equivalence between the results from ALT and the normal use condition.…”
Section: Introductionmentioning
confidence: 99%